Article

Free access

A low power hardware/software partitioning approach for core-based embedded systems

Author:

Jörg HenkelAuthors Info & Claims

DAC '99: Proceedings of the 36th annual ACM/IEEE Design Automation Conference

Pages 122 - 127

https://doi.org/10.1145/309847.309896

Published: 01 June 1999 Publication History

PDF eReader

References

[1]

M. Keaton, P. Bricaud, Reuse Methodology Manual For System- On-A-Chip Designs, Kluwer Academic Publishers, 1998.

Digital Library

Google Scholar

[2]

TI's 0.07 Micron CMOS Technology Ushers In Era of Gigahertz DSP and Analog Performance, Texas Instruments, Published in the Internet, http://www.ti.com/sc/docs/news/1998/98079.htm, 1998.

Google Scholar

[3]

R.K. Gupta, Y. Zorian, Introducing Core-Based System Design, IEEE Design & Test of Computers Magazine, Vol. 13, No. 4, pp. 15- 25. 1997.

Digital Library

Google Scholar

[4]

F. Vahid, D.D. Gajski, J. Gong, A Binary-Constraint Search Algorithm for Minimizing Hardware during Hardware~Software Partitioning, IEEE/ACM Proc. of The European Conference on Design Automation (EuroDAC) 1994, pp. 214-219, 1994.

Digital Library

Google Scholar

[5]

R.K. Gupta and G.D. Micheli, System-level Synthesis using Reprogrammable Components, IEEE/ACM Proc. of EDAC'92, IEEE Comp. Soc. Press, pp. 2-7, 1992.

Crossref

Google Scholar

[6]

Z. Peng, K. Kuchcinski, An Algorithm for Partitioning of Application Specific System, IEEE/ACM Proc. of The European Conference on Design Automation (EuroDAC) 1993, pp. 316-321, 1993.

Crossref

Google Scholar

[7]

J. Madsen, P. V. Knudsen, LYCOS Tutorial, Handouts from Eurochip course on Hardware/Software Codesign, Denmark, 14.-18. Aug. 1995.

Google Scholar

[8]

T. Y. Yen, W. Wolf, Multiple-Process Behavioral Synthesis for Mixed Hardware-Software Systems, IEEE/ACM Proc. of 8th. International Symposium on System Synthesis, pp. 4-9, 1995.

Digital Library

Google Scholar

[9]

A. Kalavade, E. Lee, A Global Critically~Local Phase Driven Algorithm for the Constraint Hardware~Software Partitioning Problem, Proc. of 3rd. IEEE Int. Workshop on Hardware/Software Codesign, pp. 42-48, 1994.

Digital Library

Google Scholar

[10]

I. Hong, D. Kirovski et al., Power Optimization of Variable Voltage Core-Based Systems, IEEE Proc. of 35th. Design Automation Conference (DAC98), pp.176-181, 1998.

Digital Library

Google Scholar

[11]

B.P. Dave, G. Lakshminarayana, N.K. Jha, COSYN. Hardware- Software Co-Synthesis of Embedded Systems' IEEE Proc. of 34th. Design Automation Conference (DAC97), pp.703-708, 1997.

Digital Library

Google Scholar

[12]

V. Tiwari, S. Malik, A. Wolfe, Instruction Level Power Analysis and Optimization of Software, Kluwer Academic Publishers, Journal of VLSI Signal Processing, pp. 1-18, 1996.

Digital Library

Google Scholar

[13]

Ch.Ta Hsieh, M. Pedram, G. Mehta, F.Rastgar, Profile-Driven Program Synthesis for Evaluation of System Power Dissipation, IEEE Proc. of 34th. Design Automation Conference (DAC97), pp.576- 581, 1997.

Digital Library

Google Scholar

[14]

P.-W. Ong, R.-H. Ynn, Power-Conscious Software Design - a framework for modeling software on hardware, IEEE Proc. of Symposium on Low Power Electronics, pp. 36-37, 1994.

Google Scholar

[15]

T. Sato, M. Nagamatsu, H. Tago, Power and Performance Simulator: ESP and its Application for 1 O0 MIPS/W Class RISC Design, IEEE Proc. of Symposium on Low Power Electronics, pp. 46-47, 1994.

Google Scholar

[16]

A.W. Aho, R. Sethi and J.D. Ullmann, COMPILERS Principles, Techniques and Tools, Bell Telephone Laboratories, 1987.

Digital Library

Google Scholar

[17]

M.D. Hill, J. R. Laurus, A. R. Lebeck et al., WARTS: Wisconsin Architectural Research Tool Set, Computer Science Department University of Wiscocnsin.

Google Scholar

[18]

P. Landman and J. Rabaey, Architectural Power Analysis: The Dual Bit Type Method, IEEE Transactions on VLSI Systems, Vol.3, No.2, June 1995.

Digital Library

Google Scholar

Cited By

View all

Gracheva EToshkhodzhaeva MRakhimov OVohidov AIsmoilov I(2021)Experience in Reactive Power Compensation in the Power Supply System of Industrial FacilitiesSustainable Energy Systems: Innovative Perspectives10.1007/978-3-030-67654-4_13(110-118)Online publication date: 5-Feb-2021
https://doi.org/10.1007/978-3-030-67654-4_13
Khasanov SGracheva EToshkhodzhaeva MDadabaev SMirkhalikova D(2020)Reliability modeling of high-voltage power lines in a sharply continental climateE3S Web of Conferences10.1051/e3sconf/202017801051178(01051)Online publication date: 9-Jul-2020
https://doi.org/10.1051/e3sconf/202017801051
Kueffler BHwu WEl-Hadedy M(2020)A Study on Soft-Core Processor Configurations for Embedded Cryptography ApplicationsProceedings of the Future Technologies Conference (FTC) 2020, Volume 310.1007/978-3-030-63092-8_53(796-809)Online publication date: 31-Oct-2020
https://doi.org/10.1007/978-3-030-63092-8_53
Show More Cited By

Index Terms

A low power hardware/software partitioning approach for core-based embedded systems
1. Computer systems organization
  1. Embedded and cyber-physical systems
  2. Real-time systems
2. Software and its engineering

Recommendations

Adaptive multi-constraints in hardware-software partitioning for embedded multiprocessor FPGA systems

An embedded multiprocessor field programmable gate array (FPGA) system has a powerful and flexible architecture that the interaction between hardware circuits and software applications. Modern electronic products, such as portable devices, consumer ...
Profiling soft-core processor applications for hardware/software partitioning

In this paper, we present an efficient approach to HW/SW partitioning of applications targeted for embedded softcore SoPC and programmable logic. The methodology is based on the iterative performance analysis of the initial functional SW description and ...
A systematic approach to profiling for hardware/software partitioning

In this paper, we present an efficient approach to profiling for HW/SW partitioning. The execution of arbitrary SW code regions is analyzed with a clock-cycle accuracy without introducing an additional profiling induced performance overhead. Based on ...

Comments

Information & Contributors

Information

Published In

DAC '99: Proceedings of the 36th annual ACM/IEEE Design Automation Conference

June 1999

1000 pages

ISBN:1581131097

DOI:10.1145/309847

Editor:
Mary Jane Irwin

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC99

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC99: The 36th ACM/IEEE-CAS/EDAC Design Automation Conference

June 21 - 25, 1999

Louisiana, New Orleans, USA

Acceptance Rates

DAC '99 Paper Acceptance Rate 154 of 451 submissions, 34%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

62
Total Citations
View Citations
919
Total Downloads

Downloads (Last 12 months)129
Downloads (Last 6 weeks)17

Reflects downloads up to 21 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Gracheva EToshkhodzhaeva MRakhimov OVohidov AIsmoilov I(2021)Experience in Reactive Power Compensation in the Power Supply System of Industrial FacilitiesSustainable Energy Systems: Innovative Perspectives10.1007/978-3-030-67654-4_13(110-118)Online publication date: 5-Feb-2021
https://doi.org/10.1007/978-3-030-67654-4_13
Khasanov SGracheva EToshkhodzhaeva MDadabaev SMirkhalikova D(2020)Reliability modeling of high-voltage power lines in a sharply continental climateE3S Web of Conferences10.1051/e3sconf/202017801051178(01051)Online publication date: 9-Jul-2020
https://doi.org/10.1051/e3sconf/202017801051
Kueffler BHwu WEl-Hadedy M(2020)A Study on Soft-Core Processor Configurations for Embedded Cryptography ApplicationsProceedings of the Future Technologies Conference (FTC) 2020, Volume 310.1007/978-3-030-63092-8_53(796-809)Online publication date: 31-Oct-2020
https://doi.org/10.1007/978-3-030-63092-8_53
Rong HZhang HXiao SLi CHu C(2016)Optimizing energy consumption for data centersRenewable and Sustainable Energy Reviews10.1016/j.rser.2015.12.28358(674-691)Online publication date: May-2016
https://doi.org/10.1016/j.rser.2015.12.283
Jiang GWu JLam SSrikanthan TSun J(2015)Algorithmic aspects of graph reduction for hardware/software partitioningThe Journal of Supercomputing10.1007/s11227-015-1381-471:6(2251-2274)Online publication date: 1-Jun-2015
https://dl.acm.org/doi/10.1007/s11227-015-1381-4
Janakiraman NKumar P(2014)A Novel Hardware/Software Partitioning Technique for System-on-Chip in Dynamic Partial Reconfiguration Using Genetic AlgorithmProceedings of the Second International Conference on Soft Computing for Problem Solving (SocProS 2012), December 28-30, 201210.1007/978-81-322-1602-5_10(83-91)Online publication date: 26-Feb-2014
https://doi.org/10.1007/978-81-322-1602-5_10
Yoon JLee JPark SKim YLee JPaek YCho D(2013)Architecture customization of on-chip reconfigurable acceleratorsACM Transactions on Design Automation of Electronic Systems10.1145/249338418:4(1-22)Online publication date: 25-Oct-2013
https://dl.acm.org/doi/10.1145/2493384
YIN SYIN CLIU LZHU MWEI S(2012)Configuration Context Reduction for Coarse-Grained Reconfigurable ArchitectureIEICE Transactions on Information and Systems10.1587/transinf.E95.D.335E95-D:2(335-344)Online publication date: 2012
https://doi.org/10.1587/transinf.E95.D.335
Whitsitt SSprinkle JLysecky RHardebolle CSyriani ESprinkle JMészáros T(2012)An overseer control methodology for data adaptable embedded systemsProceedings of the 6th International Workshop on Multi-Paradigm Modeling10.1145/2508443.2508448(25-30)Online publication date: 1-Oct-2012
https://dl.acm.org/doi/10.1145/2508443.2508448
Jiang YZhang HJiao XSong XHung WGu MSun J(2012)Uncertain Model and Algorithm for Hardware/Software PartitioningProceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI10.1109/ISVLSI.2012.14(243-248)Online publication date: 19-Aug-2012
https://dl.acm.org/doi/10.1109/ISVLSI.2012.14
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Adaptive multi-constraints in hardware-software partitioning for embedded multiprocessor FPGA systems

Profiling soft-core processor applications for hardware/software partitioning

A systematic approach to profiling for hardware/software partitioning