research-article

Public Access

Analog Placement Constraint Extraction and Exploration with the Application to Layout Retargeting

Authors:

Bulent Basaran,

David Z. PanAuthors Info & Claims

ISPD '18: Proceedings of the 2018 International Symposium on Physical Design

Pages 98 - 105

https://doi.org/10.1145/3177540.3178245

Published: 25 March 2018 Publication History

Abstract

In analog/mixed-signal (AMS) integrated circuits (ICs), most of the layout design efforts are still handled manually, which is time-consuming and error-prone. Given the previous high-quality manual layouts containing valuable design expertise of experienced designers, exploring layout design constraints from the existing layouts is desirable. In this paper, we extract and explore analog placement constraints from previous quality-approved layouts, including regularity and symmetry (symmetry-island) constraints. For the first time, an efficient sweep line-based algorithm is developed to comprehensively extract the regularity constraints in a given analog placement, which can not only improve routability but also minimize the layout parasitics-induced circuit performance degradation. Furthermore, we propose a novel layout technology migration and performance retargeting framework, where we apply the constraint extraction algorithms to improve the placement quality while preserving previous design expertise. Experimental results show that the proposed techniques can preserve the symmetry and regularity constraints, and also reduce the placement area by 7.6% on average.

References

[1]

K. Lampaert, G. Gielen, and W. M. Sansen, "A performance-driven placement tool for analog integrated circuits," IEEE Journal Solid-State Circuits, vol. 30, no. 7, pp. 773--780, 1995.

[2]

M. Strasser, M. Eick, H. Grab, U. Schlichtmann, and F. M. Johannes, "Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions," in Proc. ICCAD, 2008, pp. 306--313.

Digital Library

[3]

P.-H. Lin, Y.-W. Chang, and S.-C. Lin, "Analog placement based on symmetry-island formulation," IEEE TCAD, vol. 28, no. 6, pp. 791--804, 2009.

Digital Library

[4]

Q. Ma, L. Xiao, Y.-C. Tam, and E. F. Young, "Simultaneous handling of symmetry, common centroid, and general placement constraints," IEEE TCAD, vol. 30, no. 1, pp. 85--95, 2011.

Digital Library

[5]

H.-C. Ou, K.-H. Tseng, J.-Y. Liu, I.-P. Wu, and Y.-W. Chang, "Layout-dependent effects-aware analytical analog placement," IEEE TCAD, vol. 35, no. 8, pp. 1243--1254, 2016.

Digital Library

[6]

B. Xu, S. Li, X. Xu, N. Sun, and D. Z. Pan, "Hierarchical and analytical placement techniques for high-performance analog circuits," in Proc. ISPD, 2017, pp. 55--62.

Digital Library

[7]

F.-L. Heng, Z. Chen, and G. E. Tellez, "A vlsi artwork legalization technique based on a new criterion of minimum layout perturbation," in Proc. ISPD, 1997, pp. 116--121.

Digital Library

[8]

N. Jangkrajarng, S. Bhattacharya, R. Hartono, and C.-J. R. Shi, "IPRAIL--intellectual property reuse-based analog ic layout automation," vol. 36, no. 4, pp. 237--262, 2003.

Digital Library

[9]

L. Zhang, N. Jangkrajarng, S. Bhattacharya, and C.-J. R. Shi, "Parasitic-aware optimization and retargeting of analog layouts: A symbolic-template approach," IEEE TCAD, vol. 27, no. 5, pp. 791--802, 2008.

Digital Library

[10]

Z. Liu and L. Zhang, "A performance-constrained template-based layout retargeting algorithm for analog integrated circuits," in Proc. ASPDAC, 2010, pp. 293--298.

Digital Library

[11]

P.-H. Wu, M. P.-H. Lin, T.-C. Chen, C.-F. Yeh, X. Li, and T.-Y. Ho, "A novel analog physical synthesis methodology integrating existent design expertise," IEEE TCAD, vol. 34, no. 2, pp. 199--212, 2015.

Digital Library

[12]

S. Nakatake, M. Kawakita, T. Ito, M. Kojima, M. Kojima, K. Izumi, and T. Habasaki, "Regularity-oriented analog placement with diffusion sharing and well island generation," in Proc. ASPDAC, 2010, pp. 305--311.

Digital Library

[13]

S. Nakatake, "Structured placement with topological regularity evaluation," in Proc. ASPDAC, 2007, pp. 215--220.

[14]

Y. Bourai and C.-J. Shi, "Symmetry detection for automatic analog-layout recycling," in Proc. ASPDAC, 1999, pp. 5--8.

[15]

P.-H. Lin and S.-C. Lin, "Analog placement based on hierarchical module clustering," in Proc. DAC, 2008, pp. 50--55.

Digital Library

[16]

S. Sutanthavibul, E. Shragowitz, and J. Rosen, "An analytical approach to floorplan design and optimization," IEEE TCAD, vol. 10, no. 6, pp. 761--769, 1991.

Digital Library

Cited By

Susa HMori KSugawara MMatsuzawa A(2024)SWA: SoftWare for Analog Design AutomationChips10.3390/chips30400193:4(379-394)Online publication date: 11-Nov-2024
https://doi.org/10.3390/chips3040019
Zhu KChen HLiu MPan D(2023)Hierarchical Analog and Mixed-Signal Circuit Placement Considering System Signal FlowIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.323036742:8(2689-2702)Online publication date: Aug-2023
https://doi.org/10.1109/TCAD.2022.3230367
Burns SChen HDhar THarjani RHu JKarmokar NKunal KLi YLin YLiu MMadhusudan MMukherjee PPan DPoojary JRamprasath SSapatnekar SSharma AXu WYaldiz SZhu K(2022)Machine Learning for Analog LayoutMachine Learning Applications in Electronic Design Automation10.1007/978-3-031-13074-8_17(505-544)Online publication date: 10-Aug-2022
https://doi.org/10.1007/978-3-031-13074-8_17
Show More Cited By

Index Terms

Analog Placement Constraint Extraction and Exploration with the Application to Layout Retargeting
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)
      1. Placement
  2. Very large scale integration design
    1. Analog and mixed-signal circuits
      1. Analog and mixed-signal circuit optimization
      2. Analog and mixed-signal circuit synthesis

Recommendations

Routability-Driven Blockage-Aware Macro Placement
DAC '14: Proceedings of the 51st Annual Design Automation Conference

We present a new floorplan representation, called circular-packing trees (CP-trees), for the problem of macro placement. Our CP-trees can flexibly pack movable macros toward corners or pre-placed macros along chip boundaries circularly to optimize macro ...
Routability-driven placement for hierarchical mixed-size circuit designs
DAC '13: Proceedings of the 50th Annual Design Automation Conference

A wirelength-driven placer without considering routability could introduce irresolvable routing-congested placements. Therefore, it is desirable to develop an effective routability-driven placer for modern mixed-size designs employing hierarchical ...
Combinatorial techniques for mixed-size placement

While recent literature on circuit layout addresses large-scale standard-cell placement, the authors typically assume that all macros are fixed. Floorplanning techniques are very good at handling macros, but do not scale to hundreds of thousands of ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ISPD '18: Proceedings of the 2018 International Symposium on Physical Design

March 2018

178 pages

ISBN:9781450356268

DOI:10.1145/3177540

General Chair:
Chris Chu
Iowa State University
,
Program Chair:
Ismail Bustany
Xilinx Inc.

Copyright © 2018 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 25 March 2018

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

National Science Foundation

Conference

ISPD '18

Sponsor:

SIGDA

ISPD '18: International Symposium on Physical Design

March 25 - 28, 2018

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 62 of 172 submissions, 36%

Upcoming Conference

ISPD '25

Sponsor:
sigda

International Symposium on Physical Design

March 16 - 19, 2025

Austin , TX , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
532
Total Downloads

Downloads (Last 12 months)122
Downloads (Last 6 weeks)25

Reflects downloads up to 04 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Susa HMori KSugawara MMatsuzawa A(2024)SWA: SoftWare for Analog Design AutomationChips10.3390/chips30400193:4(379-394)Online publication date: 11-Nov-2024
https://doi.org/10.3390/chips3040019
Zhu KChen HLiu MPan D(2023)Hierarchical Analog and Mixed-Signal Circuit Placement Considering System Signal FlowIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.323036742:8(2689-2702)Online publication date: Aug-2023
https://doi.org/10.1109/TCAD.2022.3230367
Burns SChen HDhar THarjani RHu JKarmokar NKunal KLi YLin YLiu MMadhusudan MMukherjee PPan DPoojary JRamprasath SSapatnekar SSharma AXu WYaldiz SZhu K(2022)Machine Learning for Analog LayoutMachine Learning Applications in Electronic Design Automation10.1007/978-3-031-13074-8_17(505-544)Online publication date: 10-Aug-2022
https://doi.org/10.1007/978-3-031-13074-8_17
Budak APan DChen HZhu KLiu MAlawieh MZhang SShi WTang X(2022)CAD for Analog/Mixed‐Signal Integrated CircuitsAdvances in Semiconductor Technologies10.1002/9781119869610.ch3(43-60)Online publication date: 30-Sep-2022
https://doi.org/10.1002/9781119869610.ch3
Chen TSun QYu B(2021)Machine Learning in Nanometer AMS Design-for-Reliability : (Invited Paper)2021 IEEE 14th International Conference on ASIC (ASICON)10.1109/ASICON52560.2021.9620496(1-4)Online publication date: 26-Oct-2021
https://doi.org/10.1109/ASICON52560.2021.9620496
Zhu KChen HLiu MTang XSun NPan DXie Y(2020)Effective analog/mixed-signal circuit placement considering system signal flowProceedings of the 39th International Conference on Computer-Aided Design10.1145/3400302.3415625(1-9)Online publication date: 2-Nov-2020
https://dl.acm.org/doi/10.1145/3400302.3415625
Xu BLi SPui CLiu DShen LLin YSun NPan DBustany ISwartz W(2019)Device Layer-Aware Analytical Placement for Analog CircuitsProceedings of the 2019 International Symposium on Physical Design10.1145/3299902.3309751(19-26)Online publication date: 4-Apr-2019
https://dl.acm.org/doi/10.1145/3299902.3309751
Xu BZhu KLiu MLin YLi STang XSun NPan D(2019)MAGICAL: Toward Fully Automated Analog IC Layout Leveraging Human and Machine Intelligence: Invited Paper2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD45719.2019.8942060(1-8)Online publication date: Nov-2019
https://doi.org/10.1109/ICCAD45719.2019.8942060

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Figures

Tables

Media

View Table of Conten