Session details: Special session: CMOS gate modeling for timing, noise, and power: rapidly changing paradigm
Abstract
Recommendations
Modelling of direct tunneling gate leakage current of floating-gate CMOS transistor in sub 100 nm technologies
While floating-gate MOS transistor in mixed-signal applications have been studied in the literature, little has been reported on modeling them with gate leakage current (GLC). This paper presents a simulation model for floating-gate MOS transistor in ...
Nanoscale CMOS circuit leakage power reduction by double-gate device
ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and designLeakage power for extremely scaled (Leff = 25 nm) double-gate devices is examined. Numerical two-dimensional simulation results for double-gate CMOS device/circuit power are presented from physics principle, identifying that double-gate technology is an ...
Quasi-damascene metal gate/high-k CMOS using oxygenation through gate electrodes
We present a novel metal gate/high-k complementary metal-oxide-semiconductor (CMOS) integration scheme with symmetric and low threshold voltage (V"t"h) for both n-channel (nMOSFET) and p-channel (pMOSFET) metal-oxide-semiconductor field-effect ...
Comments
Information & Contributors
Information
Published In
Sponsors
- The EDA Consortium
- IEEE/CASS/CANDE/CEDA
- SIGDA: ACM Special Interest Group on Design Automation
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Section
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in