demonstration

Design of heterogeneously-integrated memory system with storage class memories and NAND flash memories

Authors:

Chihiro Matsui,

Ken TakeuchiAuthors Info & Claims

ASPDAC '19: Proceedings of the 24th Asia and South Pacific Design Automation Conference

Pages 17 - 18

https://doi.org/10.1145/3287624.3287754

Published: 21 January 2019 Publication History

Get Access

Abstract

Heterogeneously-integrated memory system is configured with various types of storage class memories (SCMs) and NAND flash memories. SCMs are faster than NAND flash, and they are divided into memory and storage types with their characteristics. NAND flash memories are also classified by the number of stored bits per memory cell. These non-volatile memories have trade-offs among access speed, capacity and bit cost. Therefore, mix and match of various non-volatile memories are essential to simultaneously achieve the best speed and cost of the storage. This paper proposes a design methodology with unique interaction of device, circuit and system to achieve the appropriate configurations in the heterogeneously-integrated memory system for application.

References

[1]

H. Fujii et al., Symp. VLSI Circuits, 2012, pp. 134--135.

Google Scholar

[2]

C. Matsui et al., JJAP, vol. 56, no. 4S, pp. 04CE02-1 -- 04CE02-9, 2017.

Google Scholar

[3]

C. Matsui et al., ESSDERC, 2017, pp. 6--9.

Google Scholar

[4]

S. Ning et al., JJAP, vol. 53, no. 4S, pp. 04ED09-1 -- 04ED09-7, 2014.

Google Scholar

[5]

Y. Deguchi et al., A-SSCC, 2017, pp. 161--164.

Google Scholar

[6]

"Storage class memory: Towards a disruptively low-cost solid-state non-volatile memory," http://researcher.watson.ibm.com/researcher/files/us-gwburr/Almaden_SCM_overview_Jan2013.pdf, 2013.

Google Scholar

[7]

K. Takeuchi et al., JSSC, vol. 42, no. 1, pp. 219--232, 2007.

Google Scholar

[8]

K. Takeuchi, JSSC, vol. 44, no. 4, pp. 1227--1234, 2009.

Google Scholar

[9]

S. Okamoto et al., IMW, 2015, pp. 157--160.

Google Scholar

[10]

C. Sun et al., TCAS-I, vol. 61, no. 2, pp. 382--392, 2014.

Crossref

Google Scholar

[11]

MSR Cambridge Traces, http://iotta.snia.org/traces/388.

Google Scholar

[12]

S. Hachiya et al., SSDM, 2013, pp. 894--895.

Google Scholar

Cited By

View all

Zhuang WChien CLin CKing Y(2020)Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory ApplicationsIEEE Journal of the Electron Devices Society10.1109/JEDS.2020.30059048(681-685)Online publication date: 2020
https://doi.org/10.1109/JEDS.2020.3005904
Kinoshita RMatsui CMatsuda SAdachi YTakeuchi K(2018)Maximizing Peformance/cost Figure of Merit of Storage-type SCM based SSD by Adding Small Capacity of Memory-type SCM2018 Non-Volatile Memory Technology Symposium (NVMTS)10.1109/NVMTS.2018.8603117(1-6)Online publication date: Oct-2018
https://doi.org/10.1109/NVMTS.2018.8603117

Index Terms

Design of heterogeneously-integrated memory system with storage class memories and NAND flash memories
1. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis
      1. Hardware-software codesign
  2. Integrated circuits
    1. Semiconductor memory
      1. Non-volatile memory

Recommendations

Step-by-Step Design of memory hierarchy for heterogeneously-integrated SCM/NAND flash storage
Abstract
This paper presents the Step-by-Step Design of memory hierarchy for heterogeneously-integrated SCM/NAND flash storage. The heterogeneously-integrated storages utilize multiple types of non-volatile memories such as storage class ...
An Efficient NAND Flash File System for Flash Memory Storage

In this paper, we present an efficient flash file system for flash memory storage. Flash memory, especially NAND flash memory, has become a major method for data storage. Currently, a block level translation interface is required between an existing ...
FTL algorithms for NAND-type flash memories

Flash memory is being rapidly deployed as data storage for embedded devices such as PDAs, MP3 players, mobile phones and digital cameras due to its low electronic power, non-volatile storage, high performance, physical stability and portability. The ...

Comments

Information & Contributors

Information

Published In

ASPDAC '19: Proceedings of the 24th Asia and South Pacific Design Automation Conference

January 2019

794 pages

ISBN:9781450360074

DOI:10.1145/3287624

General Chair:
Toshiyuki Shibuya
Fujitsu Laboratories

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

In-Cooperation

IEICE ESS: Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society
IEEE CAS
IEEE CEDA
IPSJ SIG-SLDM: Information Processing Society of Japan, SIG System LSI Design Methodology

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 21 January 2019

Check for updates

Author Tags

Qualifiers

Demonstration

Conference

ASPDAC '19

Sponsor:

SIGDA

ASPDAC '19: 24th Asia and South Pacific Design Automation Conference

January 21 - 24, 2019

Tokyo, Japan

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
166
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Zhuang WChien CLin CKing Y(2020)Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory ApplicationsIEEE Journal of the Electron Devices Society10.1109/JEDS.2020.30059048(681-685)Online publication date: 2020
https://doi.org/10.1109/JEDS.2020.3005904
Kinoshita RMatsui CMatsuda SAdachi YTakeuchi K(2018)Maximizing Peformance/cost Figure of Merit of Storage-type SCM based SSD by Adding Small Capacity of Memory-type SCM2018 Non-Volatile Memory Technology Symposium (NVMTS)10.1109/NVMTS.2018.8603117(1-6)Online publication date: Oct-2018
https://doi.org/10.1109/NVMTS.2018.8603117

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Step-by-Step Design of memory hierarchy for heterogeneously-integrated SCM/NAND flash storage

An Efficient NAND Flash File System for Flash Memory Storage

FTL algorithms for NAND-type flash memories

Comments

Published In

Sponsors

In-Cooperation

Publisher

Publication History

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Step-by-Step Design of memory hierarchy for heterogeneously-integrated SCM/NAND flash storage

An Efficient NAND Flash File System for Flash Memory Storage

FTL algorithms for NAND-type flash memories

Comments

Information

Published In

Sponsors

In-Cooperation

Publisher

Publication History

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Get Access

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations