poster

Public Access

Scheduling HPC workloads on heterogeneous-ISA architectures: poster

Authors:

Binoy RavindranAuthors Info & Claims

PPoPP '19: Proceedings of the 24th Symposium on Principles and Practice of Parallel Programming

Pages 409 - 410

https://doi.org/10.1145/3293883.3295717

Published: 16 February 2019 Publication History

PDF eReader

Abstract

In this paper, we investigate the effectiveness of multiprocessor architectures with ISA-different cores for executing HPC workloads. Our envisioned design point in the heterogeneous architecture space is one with multiple cache-coherency domains, with each domain hosting cores of a different ISA and no coherency between domains. We prototype such an architecture using an Intel Xeon x86-64 server and a Cavium ThunderX ARMv8 server, interconnected using a high-speed network fabric. We design, implement, and evaluate policies for scheduling HPC applications with the goal of maximizing workload makespan. Our results reveal that such an architecture is most effective for workloads that exhibit diverse execution times on ISA-different CPUs, with gains exceeding 60% over ISA-homogeneous architectures. Furthermore, cross-ISA execution migration can yield gains up to 38%.

References

[1]

D. H. Bailey, E. Barszcz, et al. The NAS parallel benchmarks. The International Journal of Supercomputing Applications, 5(3):63--73, 1991.

Digital Library

Google Scholar

[2]

A. Barbalace, R. Lyerly, C. Jelesnianski, A. Carno, H.-R. Chuang, V. Legout, and B. Ravindran. Breaking the boundaries in heterogeneous-ISA datacenters. ASPLOS, 2017.

Digital Library

Google Scholar

[3]

F. X. Lin, Z. Wang, and L. Zhong. K2: A mobile operating system for heterogeneous coherence domains. SIGPLAN Not., 49(4), Feb. 2014.

Digital Library

Google Scholar

[4]

S. Mittal. A survey of techniques for architecting and managing asymmetric multicore processors. ACM Computing Surveys (CSUR), 2016.

Digital Library

Google Scholar

[5]

Mohamed L. Karaoui, Anthony Carno, Rob Lyerly, Sang-Hoon Kim, Pierre Olivier, Changwoo Min, Binoy Ravidran. Scheduling HPC Workloads on Heterogeneous-ISA Architectures. Technical report, Virginia Tech, 2019. URL http://www.popcornlinux.org/images/publications/popcorn-scheduling-poster-ppopp2019.pdf.

Google Scholar

[6]

A. Venkat. Breaking the ISA Barrier in Modern Computing. PhD thesis, UC San Diego, 2018.

Google Scholar

[7]

A. Venkat and D. M. Tullsen. Harnessing ISA diversity: Design of a heterogeneous-ISA chip multiprocessor. In ISCA, 2014.

Digital Library

Google Scholar

Cited By

View all

Heerekar BPhilippidis CChuang HOlivier PBarbalace ARavindran B(2024)Offloading Datacenter Jobs to RISC-V Hardware for Improved Performance and Power EfficiencyProceedings of the 17th ACM International Systems and Storage Conference10.1145/3688351.3689152(39-52)Online publication date: 16-Sep-2024
https://dl.acm.org/doi/10.1145/3688351.3689152
Fang JKong HYang HXu YCai M(2022)A Heterogeneity-Aware Replacement Policy for the Partitioned Cache on Asymmetric Multi-Core ArchitecturesMicromachines10.3390/mi1311201413:11(2014)Online publication date: 18-Nov-2022
https://doi.org/10.3390/mi13112014
Yang SRen YZhang JGuan JLi B(2021)KubeHICE: Performance-aware Container Orchestration on Heterogeneous-ISA Architectures in Cloud-Edge Platforms2021 IEEE Intl Conf on Parallel & Distributed Processing with Applications, Big Data & Cloud Computing, Sustainable Computing & Communications, Social Computing & Networking (ISPA/BDCloud/SocialCom/SustainCom)10.1109/ISPA-BDCloud-SocialCom-SustainCom52081.2021.00025(81-91)Online publication date: Sep-2021
https://doi.org/10.1109/ISPA-BDCloud-SocialCom-SustainCom52081.2021.00025
Show More Cited By

Index Terms

Scheduling HPC workloads on heterogeneous-ISA architectures: poster
1. Computer systems organization
  1. Architectures
    1. Other architectures
      1. Heterogeneous (hybrid) systems

Recommendations

Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance
ISCA 2004

A single-ISA heterogeneous multi-core architecture is achip multiprocessor composed of cores of varying size, performance,and complexity. This paper demonstrates that thisarchitecture can provide significantly higher performance inthe same area than a ...
Scheduling Methods for Accelerating Applications on Architectures with Heterogeneous Cores
IPDPSW '14: Proceedings of the 2014 IEEE International Parallel & Distributed Processing Symposium Workshops

Intra-node architectures for high performance machines have been rapidly evolving over the recent years. We are seeing a diverse set of architectures, most of them with heterogeneous cores. This leads to two important questions for HPC programming: 1) ...
Fairness-aware scheduling on single-ISA heterogeneous multi-cores
PACT '13: Proceedings of the 22nd international conference on Parallel architectures and compilation techniques

Single-ISA heterogeneous multi-cores consisting of small (e.g., in-order) and big (e.g., out-of-order) cores dramatically improve energy- and power-efficiency by scheduling workloads on the most appropriate core type. A significant body of recent work ...

Comments

Information & Contributors

Information

Published In

PPoPP '19: Proceedings of the 24th Symposium on Principles and Practice of Parallel Programming

February 2019

472 pages

ISBN:9781450362252

DOI:10.1145/3293883

General Chair:
Jeff Hollingsworth
University of Maryland
,
Program Chair:
Idit Keidar
Technion, Israel

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 16 February 2019

Check for updates

Qualifiers

Poster

Funding Sources

Office of Naval Research
Naval Sea Systems Command

Conference

PPoPP '19

Sponsor:

PPoPP '19: 24th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming

February 16 - 20, 2019

District of Columbia, Washington

Acceptance Rates

PPoPP '19 Paper Acceptance Rate 29 of 152 submissions, 19%;

Overall Acceptance Rate 230 of 1,014 submissions, 23%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
372
Total Downloads

Downloads (Last 12 months)65
Downloads (Last 6 weeks)12

Reflects downloads up to 27 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Heerekar BPhilippidis CChuang HOlivier PBarbalace ARavindran B(2024)Offloading Datacenter Jobs to RISC-V Hardware for Improved Performance and Power EfficiencyProceedings of the 17th ACM International Systems and Storage Conference10.1145/3688351.3689152(39-52)Online publication date: 16-Sep-2024
https://dl.acm.org/doi/10.1145/3688351.3689152
Fang JKong HYang HXu YCai M(2022)A Heterogeneity-Aware Replacement Policy for the Partitioned Cache on Asymmetric Multi-Core ArchitecturesMicromachines10.3390/mi1311201413:11(2014)Online publication date: 18-Nov-2022
https://doi.org/10.3390/mi13112014
Yang SRen YZhang JGuan JLi B(2021)KubeHICE: Performance-aware Container Orchestration on Heterogeneous-ISA Architectures in Cloud-Edge Platforms2021 IEEE Intl Conf on Parallel & Distributed Processing with Applications, Big Data & Cloud Computing, Sustainable Computing & Communications, Social Computing & Networking (ISPA/BDCloud/SocialCom/SustainCom)10.1109/ISPA-BDCloud-SocialCom-SustainCom52081.2021.00025(81-91)Online publication date: Sep-2021
https://doi.org/10.1109/ISPA-BDCloud-SocialCom-SustainCom52081.2021.00025
Chuang HLyerly RLankes SRavindran B(2020)Scaling Shared Memory Multiprocessing Applications in Non-cache-coherent DomainsProceedings of the 13th ACM International Systems and Storage Conference10.1145/3383669.3398278(13-24)Online publication date: 30-May-2020
https://dl.acm.org/doi/10.1145/3383669.3398278
Pang YLyerly RRavindran BHershcovitch MGoel AMorrison A(2019)Cross-ISA execution of SIMD regions for improved performanceProceedings of the 12th ACM International Conference on Systems and Storage10.1145/3319647.3325832(55-67)Online publication date: 22-May-2019
https://dl.acm.org/doi/10.1145/3319647.3325832

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance

Scheduling Methods for Accelerating Applications on Architectures with Heterogeneous Cores

Fairness-aware scheduling on single-ISA heterogeneous multi-cores