Article

Free access

COSY communication IP's

Authors:

W. J. M. SmitsAuthors Info & Claims

DAC '00: Proceedings of the 37th Annual Design Automation Conference

Pages 406 - 409

https://doi.org/10.1145/337292.337515

Published: 01 June 2000 Publication History

PDF eReader

Abstract

The Fsprit/OMI-COSY project defines transaction-levels to set-up the exchange of IP's in separating function from architecture and body-behavior from proprietary interfaces. These transaction-levels are supported by the “COSY COMMUNICATION IPs” that are presented in this paper. They implement onto Systems-On-Chip the extended Kahn Process Network that is defined in COSY for modeling signal processing applications. We present a generic implementation and performance model of these system-level communications and we illustrate specific implementations. They set system communications across software and hardware boundaries, and achieve bus independence through the Virtual Component Interface of the VSI Alliance. Finally, we describe the COSY-VCC flow that supports communication refinement from specification, to performance estimation, to implementation.

References

[1]

J.Y Brunel et al., ~COSY: a methodology for system design based on reusable hardware & software IP's,>> in: J-Y. Roger (ed.), Technologies for the Information Society, IOS Press, 709-716, 1998

Google Scholar

[2]

J.-Y. Brunel et al., ~Communication Refinement in Video Systems on Chip,>> CODES'99, Rome, 1999, pp. 142-146

Digital Library

Google Scholar

[3]

D. Fairbank et al., ~The VSI Alliance: journey from vision to production,>> Electronic Design, vol. 46, no. 1, pp. 86-92, Jan 12 1998.

Google Scholar

[4]

G. Martin et al., ~Methodology and technology for design of communications and multimedia products via system-level IP integration,>> DAC, 1998

Google Scholar

[5]

E.A.de Kock et al., ~YAPI: Application Modeling for Signal Processing Systems,>> Submitted to DAC2000, Los Angeles, 2000

Digital Library

Google Scholar

[6]

Peter Clarke, ~Philips extends TriMedia reuse into Nexperia cores>> EE Times, Aug 30,1999

Google Scholar

Cited By

View all

Masood SKhan SHassan AKhalique F(2022)A Knowledge Base Technique for Detecting Multiple High-Speed Serial Interface Synchronization Errors in Multiprocessor-Based Real-Time Embedded SystemsElectronics10.3390/electronics1118294511:18(2945)Online publication date: 17-Sep-2022
https://doi.org/10.3390/electronics11182945
Grammatikakis MPapagrigoriou APetrakis PCoppola M(2016)Back-Annotating System-Level ModelsElectronic Design Automation for IC System Design, Verification, and Testing10.1201/b19569-16(275-304)Online publication date: 14-Apr-2016
https://doi.org/10.1201/b19569-16
Genius DMunier Kordon AZine El Abidine K(2013)Space optimal solution for data reordering in streaming applications on NoC based MPSoCJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2013.04.00159:7(455-467)Online publication date: 1-Aug-2013
https://dl.acm.org/doi/10.1016/j.sysarc.2013.04.001
Show More Cited By

Index Terms

COSY communication IP's

Recommendations

A generic packet router IP for multi-processors network-on-chip
FPGAWorld '11: Proceedings of the 8th FPGAWorld Conference

In this paper, a generic IP is proposed to ensure communication for a Multi-Processors System on Chip (MPSoC) architecture. It is based on a specific hardware router and its associated Direct Memory Access (DMA) module. This scalable IP makes the ...
Design and Implementation of DES IP Core Based on LEON3 SOPC Platform
ICEICE '12: Proceedings of the 2012 Second International Conference on Electric Information and Control Engineering - Volume 04

This paper proposes a novel method to design and implement a DES algorithm IP core based on LEON3 SOPC platform. Since this DES IP core is a standard AMBA APB slave device, it can be easily embedded to SoC designs where AMBA bus is used as the ...
Communication refinement in video systems on chip
CODES '99: Proceedings of the seventh international workshop on Hardware/software codesign

Comments

Information & Contributors

Information

Published In

DAC '00: Proceedings of the 37th Annual Design Automation Conference

June 2000

819 pages

ISBN:1581131879

DOI:10.1145/337292

Chairman:
Giovanni De Micheli
Stanford Univ., Stanford, CA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 2000

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

DAC00

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC00: ACM/IEEE-CAS/EDAC Design Automation Conference

June 5 - 9, 2000

California, Los Angeles, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

78
Total Citations
View Citations
292
Total Downloads

Downloads (Last 12 months)44
Downloads (Last 6 weeks)2

Reflects downloads up to 03 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Masood SKhan SHassan AKhalique F(2022)A Knowledge Base Technique for Detecting Multiple High-Speed Serial Interface Synchronization Errors in Multiprocessor-Based Real-Time Embedded SystemsElectronics10.3390/electronics1118294511:18(2945)Online publication date: 17-Sep-2022
https://doi.org/10.3390/electronics11182945
Grammatikakis MPapagrigoriou APetrakis PCoppola M(2016)Back-Annotating System-Level ModelsElectronic Design Automation for IC System Design, Verification, and Testing10.1201/b19569-16(275-304)Online publication date: 14-Apr-2016
https://doi.org/10.1201/b19569-16
Genius DMunier Kordon AZine El Abidine K(2013)Space optimal solution for data reordering in streaming applications on NoC based MPSoCJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2013.04.00159:7(455-467)Online publication date: 1-Aug-2013
https://dl.acm.org/doi/10.1016/j.sysarc.2013.04.001
Sharma HPatkar S(2013)A design methodology for optimally folded, pipelined architectures in VLSI applications using projective space latticesMicroprocessors & Microsystems10.1016/j.micpro.2013.02.00437:6-7(674-683)Online publication date: 1-Aug-2013
https://dl.acm.org/doi/10.1016/j.micpro.2013.02.004
Genius Del Abidine K(2012)A solution to the data re-ordering problem for multi-pipeline streaming applications on clustered MPSoC7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)10.1109/ReCoSoC.2012.6322892(1-8)Online publication date: Jul-2012
https://doi.org/10.1109/ReCoSoC.2012.6322892
Yehia KSafar MYouness HAbdElSalam MSalem A(2011)A design methodology for system level synthesis of multi-core system architectures2011 Saudi International Electronics, Communications and Photonics Conference (SIECPC)10.1109/SIECPC.2011.5876883(1-6)Online publication date: Apr-2011
https://doi.org/10.1109/SIECPC.2011.5876883
Genius DPouillon N(2011)Monitoring communication channels on a shared memory multi-processor system on chip6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)10.1109/ReCoSoC.2011.5981502(1-8)Online publication date: Jun-2011
https://doi.org/10.1109/ReCoSoC.2011.5981502
Genius DPouillon N(2011)Analyzing software inter-task communication channels on a clustered shared memory multi processor system-on-chipProceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)10.1109/DASIP.2011.6136892(1-8)Online publication date: Nov-2011
https://doi.org/10.1109/DASIP.2011.6136892
Yehia KSafar MYouness HAbdElSalam MSalem A(2011)A novel approach for system level synthesis of multi-core system architectures from TPG modelsProceedings of the 2011 9th IEEE/ACS International Conference on Computer Systems and Applications10.1109/AICCSA.2011.6126600(268-275)Online publication date: 27-Dec-2011
https://dl.acm.org/doi/10.1109/AICCSA.2011.6126600
Genius DFaure EPouillon N(2011)Mapping a Telecommunication Application on a Multiprocessor System-on-ChipAlgorithm-Architecture Matching for Signal and Image Processing10.1007/978-90-481-9965-5_3(53-77)Online publication date: 2011
https://doi.org/10.1007/978-90-481-9965-5_3
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

A generic packet router IP for multi-processors network-on-chip

Design and Implementation of DES IP Core Based on LEON3 SOPC Platform

Communication refinement in video systems on chip

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

Abstract

References

Cited By

Index Terms

Recommendations

A generic packet router IP for multi-processors network-on-chip

Design and Implementation of DES IP Core Based on LEON3 SOPC Platform

Communication refinement in video systems on chip

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations