Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/3383669.3398281acmconferencesArticle/Chapter ViewAbstractPublication PagessystorConference Proceedingsconference-collections
research-article

NVMFS-IOzone: Performance Evaluation for the New NVMM-based File Systems

Published: 30 May 2020 Publication History

Abstract

With the emerging of NVM (Non-Volatile Memories) technologies, NVMM-based (Non-Volatile Main Memories) file systems have attracted more and more attention. Compared to traditional file systems, most NVMM-based file systems bypass the page cache and the I/O software stack. With the new mmap interface known as the DAX-mmap interface (DAX: direct access), the CPU can access the NVMM much faster by loading from/storing to it directly. However, the existing file system benchmark tools are designed for traditional file systems and do not support the new features of NVMM-based file systems, so the returned results are very often not accurate. In this paper, a new benchmark tool called NVMFS-IOzone is proposed. The behavior of the tool is redesigned to reflect the new features of NVMM-based file systems. The NVM-lib from Intel is used instead of traditional msync() to keep data consistent when evaluating the performance of the DAX-mmap interface. Experimental results show that the new benchmark tool can reveal a hidden improvement of 1.4~2.1 times in NVMM-based file systems, which cannot be seen by the traditional evaluation tools. The data paths of direct load/store to NVMM and bypassing CPU cache are also provided to support the new ##features of NVMM-based file systems for multidimensional evaluation. Furthermore, embedded cleaning-ups has also been added to NVMFS-IOzone to support convenient evaluation consistency, which benefits both NVMM-based and non-NVMM-based file system benchmarking even for quick and casual tests. The whole experimental evaluation is based on real physical NVMs rather than simulated NVMs, and the experimental results confirm the effectiveness of our design.

References

[1]
[n.d.]. https://newsroom.intel.com/news-releases/intel-and-micronproduce.
[2]
[n.d.]. optane persistent memory brief. https://www.intel.com/content/www/us/en/products/docs/memory-storage/optane-persistent-memory/optane-dcpersistent-memory-brief.html.
[3]
[n.d.]. PMFS-new is baesd the PMFS provided by intel. https://github.com/NVSL/PMFS-new.
[4]
1988. Bonnie measures the performance of Unix file system operations. http://www.textuality.com/bonnie/.
[5]
1999. tiobench - Threaded I/O bench. https://linux.die.net/man/1/tiobench.
[6]
2019. Direct Access for files. https://www.kernel.org/doc/Documentation/filesystems/dax.txt.
[7]
Ameen Akel, Adrian M Caulfield, Todor I Mollov, Rajesh K Gupta, and Steven Swanson. 2011. Onyx: A Prototype Phase Change Memory Storage Array. HotStorage 1 (2011), 1.
[8]
Joy Arulraj, Andrew Pavlo, and Subramanya R Dulloor. 2015. Let's talk about storage & recovery methods for non-volatile memory database systems. In Proceedings of the 2015 ACM SIGMOD International Conference on Management of Data. ACM, 707--722.
[9]
Jens Axboe. [n.d.]. fio - Flexible I/O tester rev. 3.16 - FIO's documentation. https://fio.readthedocs.io/en/latest/fio_doc.html.
[10]
Kumud Bhandari, Dhruva R Chakrabarti, and Hans-J Boehm. 2012. Implications of CPU caching on byte-addressable non-volatile memory programming. Hewlett-Packard, Tech. Rep. HPL-2012-236 (2012).
[11]
Mingming Cao, Suparna Bhattacharya, and Ted Ts'o. 2007. Ext4: The Next Generation of Ext2/3 Filesystem. In LSF.
[12]
Don Capps and William Norcott. 2008. IOzone filesystem benchmark.
[13]
Rémy Card. 1993. second extended file system is a file system for the Linux kernel. https://en.wikipedia.org/wiki/Ext2.
[14]
Adrian M Caulfield and Steven Swanson. 2013. Quicksan: a storage area network for fast, distributed, solid state disks. In ACM SIGARCH Computer Architecture News, Vol. 41. ACM, 464--474.
[15]
Feng Chen, Michael P Mesnier, and Scott Hahn. 2014. A protected block device for persistent memory. In 2014 30th Symposium on Mass Storage Systems and Technologies (MSST). IEEE, 1--12.
[16]
Youmin Chen, Jiwu Shu, Jiaxin Ou, and Youyou Lu. 2018. HiNFS: A persistent memory file system with both buffering and direct-access. ACM Transactions on Storage (TOS) 14, 1 (2018), 4.
[17]
Joel Coburn, Adrian M Caulfield, Ameen Akel, Laura M Grupp, Rajesh K Gupta, Ranjit Jhala, and Steven Swanson. 2012. NV-Heaps: making persistent objects fast and safe with next-generation, nonvolatile memories. ACM Sigplan Notices 47, 4 (2012), 105--118.
[18]
Russell Coker. 1999. Bonnie++ is for Unix-like operating systems. https:https://linux.die.net/man/1/tiobench.
[19]
Jonathan Corbet. 2017. the futher of DAX. https://lwn.net/Articles/717953/.
[20]
Part Guide. 2011. Intel® 64 and ia-32 architectures software developer's manual. Volume 3B: System programming Guide, Part 2 (2011).
[21]
Intel. [n.d.]. PMFS is a file system for persistent memory, developed by Intel. https://github.com/linux-pmfs/pmfs.
[22]
Intel. May, 2019. Intel 64 and IA-32 Architectures Software Developer's Manual. https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf.
[23]
Joseph Izraelevitz, Jian Yang, Lu Zhang, Juno Kim, Xiao Liu, Amirsaman Memaripour, Yun Joon Soh, Zixuan Wang, Yi Xu, Subramanya R Dulloor, et al. 2019. Basic performance measurements of the intel optane DC persistent memory module. arXiv preprint arXiv:1903.05714 (2019).
[24]
Takayuki Kawahara. 2010. Scalable spin-transfer torque ram technology for normally-off computing. IEEE Design & Test of Computers 1 (2010), 52--63.
[25]
Alexey Kopytov. 2012. Sysbench manual. MySQL AB (2012), 2--3.
[26]
Mika Kuoppala. 2002. Tiobench-Threaded I/O bench for linux.
[27]
David E Lowell and Peter M Chen. 1997. Free transactions with rio vista. In SOSP, Vol. 97. 92--101.
[28]
Dushyanth Narayanan and Orion Hodson. 2012. Whole-system persistence. ACM SIGARCH Computer Architecture News 40, 1 (2012), 401--410.
[29]
Moinuddin K Qureshi, Vijayalakshmi Srinivasan, and Jude A Rivers. 2009. Scalable high performance main memory system using phase-change memory technology. In ACM SIGARCH Computer Architecture News, Vol. 37. ACM, 24--33.
[30]
Simone Raoux, Geoffrey W Burr, Matthew J Breitwisch, Charles T Rettner, Y-C Chen, Robert M Shelby, Martin Salinga, Daniel Krebs, S-H Chen, H-L Lung, et al. 2008. Phase-change random access memory: A scalable technology. IBM Journal of Research and Development 52, 4.5 (2008), 465--479.
[31]
Andy Rudoff. 2017. Persistent memory programming. Login: The Usenix Magazine 42 (2017), 34--40.
[32]
Mahadev Satyanarayanan, Henry H Mashburn, Puneet Kumar, David C Steere, and James J Kistler. 1994. Lightweight recoverable virtual memory. In ACM SIGOPS Operating Systems Review, Vol. 27. ACM, 146--160.
[33]
Inc Silicon Graphics. [n.d.]. XFS_Papers_and_Documentation. http://xfs.org/index.php/XFS_Papers_and_Documentation.
[34]
Adam Sweeney, Doug Doucette, Wei Hu, Curtis Anderson, Mike Nishimoto, and Geoff Peck. 1996. Scalability in the XFS File System. In USENIX Annual Technical Conference, Vol. 15.
[35]
Vasily Tarasov, Erez Zadok, and Spencer Shepler. 2016. Filebench: A flexible framework for file system benchmarking. login: The USENIX Magazine 41, 1 (2016), 6--12.
[36]
Haris Volos, Andres Jaan Tack, and Michael M Swift. 2011. Mnemosyne: Lightweight persistent memory. In ACM SIGARCH Computer Architecture News, Vol. 39. ACM, 91--104.
[37]
Chundong Wang and Weng-Fai Wong. 2013. SAW: System-assisted wear leveling on the write endurance of NAND flash devices. In Proceedings of the 50th Annual Design Automation Conference. ACM, 164.
[38]
Michael Wu and Willy Zwaenepoel. 1994. eNVy: a non-volatile, main memory storage system. In ACM SIGOPS Operating Systems Review, Vol. 28. ACM, 86--97.
[39]
Jian Xu and Steven Swanson. 2016. {NOVA}: A Log-structured File System for Hybrid Volatile/Non-volatile Main Memories. In 14th {USENIX} Conference on File and Storage Technologies ({FAST} 16). 323--338.
[40]
Wei Xu, Hongbin Sun, Xiaobin Wang, Yiran Chen, and Tong Zhang. 2009. Design of last-level on-chip cache using spin-torque transfer RAM (STT RAM). IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19, 3 (2009), 483--493.
[41]
Wei Xu, Hongbin Sun, Xiaobin Wang, Yiran Chen, and Tong Zhang. 2009. Design of last-level on-chip cache using spin-torque transfer RAM (STT RAM). IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19, 3 (2009), 483--493.
[42]
Yiying Zhang and Steven Swanson. 2015. A study of application performance with non-volatile main memory. In 2015 31st Symposium on Mass Storage Systems and Technologies (MSST). IEEE, 1--10.
[43]
Jishen Zhao, Sheng Li, Doe Hyun Yoon, Yuan Xie, and Norman P Jouppi. 2013. Kiln: Closing the performance gap between systems with and without persistence support. In 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE, 421--432.

Cited By

View all
  • (2023)A Novel Non-Volatile Memory Update Mechanism for 6G Edge ComputingIEEE Transactions on Network Science and Engineering10.1109/TNSE.2022.318865710:3(1431-1444)Online publication date: 1-May-2023

Index Terms

  1. NVMFS-IOzone: Performance Evaluation for the New NVMM-based File Systems

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    SYSTOR '20: Proceedings of the 13th ACM International Systems and Storage Conference
    May 2020
    118 pages
    ISBN:9781450375887
    DOI:10.1145/3383669
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 30 May 2020

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. Benchmark
    2. DAX-mmap
    3. Evaluation
    4. NVMFS
    5. Non-Volatile Memory

    Qualifiers

    • Research-article
    • Research
    • Refereed limited

    Conference

    SYSTOR '20
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 108 of 323 submissions, 33%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)18
    • Downloads (Last 6 weeks)1
    Reflects downloads up to 28 Dec 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2023)A Novel Non-Volatile Memory Update Mechanism for 6G Edge ComputingIEEE Transactions on Network Science and Engineering10.1109/TNSE.2022.318865710:3(1431-1444)Online publication date: 1-May-2023

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media