Article

Free access

Retargeting of compiled simulators for digital signal processors using a machine description language

Authors:

Stefan Pees,

Andreas Hoffmann,

Heinrich MeyrAuthors Info & Claims

DATE '00: Proceedings of the conference on Design, automation and test in Europe

Pages 669 - 673

https://doi.org/10.1145/343647.343888

Published: 01 January 2000 Publication History

PDF eReader Publisher Site

References

[1]

M. Hartoog, J. Rowson, et al., "Generation of software tools from processor descriptions for hardware/software codesign," in Proc. of the Design Automation Conference (DA C), Jun. 1997.

Digital Library

Google Scholar

[2]

J. Rowson, "Hardware/Software co-simulation," in Proc. of the A CM/IEEE Design Automation Conference (DA C), 1994.

Google Scholar

[3]

V. Zivojnovic, S. Tjiang, and H. Meyr, "Compiled simulation of programmable DSP architectures," in Proc. of IEEE Workshop on VLSI Signal Processing, (Sakai, Osaka), pp. 187-196, Oct. 1995.

Google Scholar

[4]

S. Pees, V. Zivojnovic, A. Ropers, and H. Meyr, "Fast Simulation of the TI TMS 320C54x DSP," in Proc. Int. Conf. on Signal Processing Application and Technology (ICSPAT), (San Diego), pp. 995-999, Sep. 1997.

Google Scholar

[5]

M. Barbacci, "Instruction set processor specifications (ISPS): The notation and its application," IEEE Transactions on Computers, vol. C-30, pp. 24-40, Jan. 1981.

Google Scholar

[6]

A. Fauth and A. Knoll, "Automatic generation of DSP program development tools using a machine description formalism," in Proc. of the ICASSP- Minneapolis, Minn., 1993.

Google Scholar

[7]

V. Zivojnovic, S. Pees, and H. Meyr, "LISA- machine description language and generic machine model for HW/SW co-design," in Proceedings of the IEEE Workshop on VLSI Signal Processing, (San Francisco), Oct. 1996.

Google Scholar

[8]

S. Pees, A. Hoffmann, V. Zivojnovic, and H. Meyr, "LISA- Machine Description Language for Cycle- Accurate Models of Programmable DSP Architectures," in Proceedings of the Design Automation Conference (DA C), (N~w Orl~), J~ 1999.

Digital Library

Google Scholar

[9]

A. Fauth, M. Freericks, and A. Knoll, "Generation of hardware machine models from instruction set descriptions," in Proc. of the IEEE Workshop on VLSI Dighal Processing, 1993.

Google Scholar

[10]

G. Hadjiyiannis, S. Hanono, and S. Devadas, "ISDL: An instruction set description language for retargetability," in Proc. of the Design Automation Conference (DA C), J~. 1997.

Digital Library

Google Scholar

[11]

A. Halambi, P. Grun, et al., "EXPRESSION: A language for architecture exploration through compiler/simulator retargetability," in Proc. of the Conference on Design, Automation ~ Test in Europe (DATE), Mar. 1999.

Digital Library

Google Scholar

[12]

C. Siska, 'CA processor description language supporting retargetable multi-pipeline DSP program development tools," in Proc. of the Int. Symposium on System Synthesis (ISSS), Dec. 1998.

Digital Library

Google Scholar

[13]

Z. Barzilai, et al., "HSS - A high speed simulator," IEEE Trans. on CAD, vol. CAD-6, pp. 601-616, July 1987. 1987.

Google Scholar

Cited By

View all

Wenninger JMoreno JHaase J(2011)Power optimization of wireless sensor networks at design timeIEEE Africon '1110.1109/AFRCON.2011.6072079(1-6)Online publication date: Sep-2011
https://doi.org/10.1109/AFRCON.2011.6072079
Brandner F(2009)Precise simulation of interrupts using a rollback mechanismProceedings of th 12th International Workshop on Software and Compilers for Embedded Systems10.1145/1543820.1543833(71-80)Online publication date: 23-Apr-2009
https://dl.acm.org/doi/10.1145/1543820.1543833
Reshadi MMishra PDutt N(2009)Hybrid-compiled simulationACM Transactions on Embedded Computing Systems10.1145/1509288.15092928:3(1-27)Online publication date: 22-Apr-2009
https://dl.acm.org/doi/10.1145/1509288.1509292
Show More Cited By

Index Terms

Retargeting of compiled simulators for digital signal processors using a machine description language
1. Hardware
  1. Integrated circuits
    1. Logic circuits
2. Software and its engineering
  1. Software notations and tools
    1. Compilers

Recommendations

Retargetable compiled simulation of embedded processors using a machine description language

Fast processor simulators are needed for the software development of embedded processors, for HW/SW cosimulation systems, and for profiling and design of application-specific processors. Such fast simulators can be generated based on the machine ...
A microarchitecture description language for retargeting firmware tools
MICRO 19: Proceedings of the 19th annual workshop on Microprogramming

ARCHI is a microarchitecture description language designed to serve as the underlying language for a retargetable firmware development environment. ARCHI provides a hierarchical, procedural description at the register transfer level of the target ...
A microarchitecture description language for retargeting firmware tools

ARCHI is a microarchitecture description language designed to serve as the underlying language for a retargetable firmware development environment. ARCHI provides a hierarchical, procedural description at the register transfer level of the target ...

Comments

Information & Contributors

Information

Published In

DATE '00: Proceedings of the conference on Design, automation and test in Europe

January 2000

707 pages

ISBN:1581132441

DOI:10.1145/343647

Chairman:
Ivo Bolsens
IMEC, Leuven, Belgium

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 January 2000

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DATE00

Sponsor:

EDAA
EDAC
SIGDA
IEEE-CS
IFIP
The Russian Academy of Sciences

DATE00: Design Automation and Test in Europe

March 27 - 30, 2000

Paris, France

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

26
Total Citations
View Citations
179
Total Downloads

Downloads (Last 12 months)8
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Wenninger JMoreno JHaase J(2011)Power optimization of wireless sensor networks at design timeIEEE Africon '1110.1109/AFRCON.2011.6072079(1-6)Online publication date: Sep-2011
Brandner F(2009)Precise simulation of interrupts using a rollback mechanismProceedings of th 12th International Workshop on Software and Compilers for Embedded Systems10.1145/1543820.1543833(71-80)Online publication date: 23-Apr-2009
Reshadi MMishra PDutt N(2009)Hybrid-compiled simulationACM Transactions on Embedded Computing Systems10.1145/1509288.15092928:3(1-27)Online publication date: 22-Apr-2009
Gremzow C(2008)Quantitative global dataflow analysis on virtual instruction set simulators for hardware/software co-design2008 IEEE International Conference on Computer Design10.1109/ICCD.2008.4751888(377-383)Online publication date: Oct-2008
Jääskeläinen PGuzma VKorhonen V(2008)Resource conflict detection in simulation of function unit pipelinesJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2008.04.00254:11(1058-1064)Online publication date: 1-Nov-2008
Mishra PDutt N(2008)Processor Description LanguagesundefinedOnline publication date: 29-May-2008
Jääskeläinen PGuzma VTakala J(2007)Resource conflict detection in simulation of function unit pipelinesProceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation10.5555/1776200.1776233(233-240)Online publication date: 16-Jul-2007
Kupriyanov AHannig FKissler DTeich JLallet JSentieys OPillement S(2007)Modeling of interconnection networks in massively parallel processor architecturesProceedings of the 20th international conference on Architecture of computing systems10.5555/1763274.1763294(268-282)Online publication date: 12-Mar-2007
Gremzow CWainer G(2007)Compiled low-level virtual instruction set simulation and profiling for code partitioning and ASIP-synthesis in hardware/software co-designProceedings of the 2007 Summer Computer Simulation Conference10.5555/1357910.1358025(741-748)Online publication date: 16-Jul-2007
Brandner FEbner DKrall AKim TSainrat PLumetta SNavarro N(2007)Compiler generation from structural architecture descriptionsProceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems10.1145/1289881.1289886(13-22)Online publication date: 30-Sep-2007
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Retargetable compiled simulation of embedded processors using a machine description language

A microarchitecture description language for retargeting firmware tools

A microarchitecture description language for retargeting firmware tools

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

References

Cited By

Index Terms

Recommendations

Retargetable compiled simulation of embedded processors using a machine description language

A microarchitecture description language for retargeting firmware tools

A microarchitecture description language for retargeting firmware tools

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations