Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/3566097.3567852acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
research-article

Skyrmion Vault: Maximizing Skyrmion Lifespan for Enabling Low-Power Skyrmion Racetrack Memory

Published: 31 January 2023 Publication History

Abstract

Skyrmion racetrack memory (SK-RM) has demonstrated great potential as a high-density and low-cost nonvolatile memory. Nevertheless, even though random data accesses are supported on SK-RM, data accesses can not be carried out on individual data bit directly. Instead, special skyrmion manipulations, such as injecting and shifting, are required to support random information update and deletion. With such special manipulations, the latency and energy consumption of skyrmion manipulations could quickly accumulate and induce additional overhead on the data read/write path of SK-RM. Meanwhile, injection operation consumes more energy and has higher latency than any other manipulations. Although prior arts have tried to alleviate the overhead of skyrmion manipulations, the possibility of minimizing injections through buffering skyrmions for future reuse and energy conservation receives much less attention. Such observation motivates us to propose the concept of skyrmion vault to effectively utilize the skyrmion buffer track structure for energy conservation through maximizing the lifespan of injected skyrmions and minimizing the number of skyrmion injections. Experimental results have shown promising improvements in both energy consumption and skyrmions' lifespan.

References

[1]
B. F. Cooper, R. Ramakrishnan, U. Srivastava, A. Silberstein, P. Bohannon, H.-A. Jacobsen, N. Puz, D. Weaver, and R. Yerneni, "Pnuts: Yahoo!'s hosted data serving platform," IN PROC. 34TH VLDB, Tech. Rep., 2008.
[2]
A. Fert, V. Cros, and J. Sampaio, "Skyrmions on the track," Nature Nanotechnology, vol. 8, no. 3, pp. 152--156, Mar 2013. [Online].
[3]
L. Gnoli, F. Riente, M. Vacca, M. Ruo Roch, and M. Graziano, "Skyrmion logic-in-memory architecture for maximum/minimum search," Electronics, vol. 10, no. 2, 2021. [Online]. Available: https://www.mdpi.com/2079-9292/10/2/155
[4]
S. Gu, E. H.-M. Sha, Q. Zhuge, Y. Chen, and J. Hu, "Area and performance co-optimization for domain wall memory in application-specific embedded systems," in Proceedings of the 52nd Annual Design Automation Conference, ser. DAC '15. New York, NY, USA: Association for Computing Machinery, 2015. [Online].
[5]
Y. S. Hsieh, P. C. Huang, P. X. Chen, Y. H. Chang, W. Kang, M. C. Yang, and W. K. Shih, "Shift-limited sort: Optimizing sorting performance on skyrmion memory-based systems," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 11, pp. 4115--4128, 2020.
[6]
W. Kang, Y. Huang, C. Zheng, W. Lv, N. Lei, Y. Zhang, X. Zhang, Y. Zhou, and W. Zhao, "Voltage controlled magnetic skyrmion motion for racetrack memory," Scientific Reports, vol. 6, no. 1, p. 23164, Mar 2016. [Online].
[7]
W. Kang, B. Wu, X. Chen, D. Zhu, Z. Wang, X. Zhang, Y. Zhou, Y. Zhang, and W. Zhao, "A comparative cross-layer study on racetrack memories," ACM Journal on Emerging Technologies in Computing Systems (JETC), vol. 16, pp. 1 -- 17, 2020.
[8]
Z. Liang, G. Sun, W. Kang, X. Chen, and W. Zhao, "Zuma: Enabling direct insertion/deletion operations with emerging skyrmion racetrack memory," in 2019 56th ACM/IEEE Design Automation Conference (DAC), 2019, pp. 1--6.
[9]
H. Mao, C. Zhang, G. Sun, and J. Shu, "Exploring data placement in racetrack memory based scratchpad memory," in 2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA), 2015, pp. 1--5.
[10]
S. Mühlbauer, B. Binz, F. Jonietz, C. Pfleiderer, A. Rosch, A. Neubauer, R. Georgii, and P. Böni, "Skyrmion lattice in a chiral magnet," Science, vol. 323, no. 5916, pp. 915--919, 2009. [Online]. Available: https://science.sciencemag.org/content/323/5916/915
[11]
S. S. P. Parkin, M. Hayashi, and L. Thomas, "Magnetic domain-wall racetrack memory," Science, vol. 320, no. 5873, pp. 190--194, 2008. [Online]. Available: https://science.sciencemag.org/content/320/5873/190
[12]
R. Tomasello, E. Martinez, R. Zivieri, L. Torres, M. Carpentieri, and G. Finocchio, "A strategy for the design of skyrmion racetrack memories," Scientific Reports, vol. 4, no. 1, p. 6784, Oct 2014. [Online].
[13]
H. Vakili, W. Zhou, C. T. Ma, M. G. Morshed, M. N. Sakib, T. Hartnett, J.-W. Xu, K. Litzius, Y. Quessab, P. Balachandran, M. Stan, S. J. Poon, A. D. Kent, G. Beach, and A. W. Ghosh, "Computing and memory technologies based on magnetic skyrmions," 2021.
[14]
R. Venkatesan, V. Kozhikkottu, C. Augustine, A. Raychowdhury, K. Roy, and A. Raghunathan, "Tapecache: a high density, energy efficient cache based on domain wall memory," in Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, 2012, pp. 185--190.
[15]
T. Y. Yang, M. C. Yang, J. Li, and W. Kang, "Permutation-write: Optimizing write performance and energy for skyrmion racetrack memory," in 2020 57th ACM/IEEE Design Automation Conference (DAC), 2020, pp. 1--6.
[16]
D. Zhu, W. Kang, S. Li, Y. Huang, X. Zhang, Y. Zhou, and W. Zhao, "Skyrmion racetrack memory with random information update/deletion/insertion," IEEE Transactions on Electron Devices, vol. 65, no. 1, pp. 87--95, 2018.

Cited By

View all

Index Terms

  1. Skyrmion Vault: Maximizing Skyrmion Lifespan for Enabling Low-Power Skyrmion Racetrack Memory

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      ASPDAC '23: Proceedings of the 28th Asia and South Pacific Design Automation Conference
      January 2023
      807 pages
      ISBN:9781450397834
      DOI:10.1145/3566097
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      In-Cooperation

      • IPSJ
      • IEEE CAS
      • IEEE CEDA
      • IEICE

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 31 January 2023

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. SK-RM
      2. lifespan
      3. skyrmion racetrack memory

      Qualifiers

      • Research-article

      Funding Sources

      Conference

      ASPDAC '23
      Sponsor:

      Acceptance Rates

      ASPDAC '23 Paper Acceptance Rate 102 of 328 submissions, 31%;
      Overall Acceptance Rate 466 of 1,454 submissions, 32%

      Upcoming Conference

      ASPDAC '25

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • 0
        Total Citations
      • 103
        Total Downloads
      • Downloads (Last 12 months)37
      • Downloads (Last 6 weeks)1
      Reflects downloads up to 23 Dec 2024

      Other Metrics

      Citations

      Cited By

      View all

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media