Scythe: A Low-latency RDMA-enabled Distributed Transaction System for Disaggregated Memory
Abstract
1 Introduction
2 Background
2.1 Memory Disaggregation
2.2 RDMA Technology
2.3 Distributed Transactions on Disaggregated Memory
3 Motivation and Related Work
3.1 Long-Tail Latency Problems on Disaggregated Memory
3.2 Concurrency Control for Disaggregated Memory
3.3 Distributed Timestamp Management
Uniform | Zipfian | |
---|---|---|
P50 Latency (\(\mu\)s) | 8.4 | 11.7 |
P90 Latency (\(\mu\)s) | 16.3 | 72.9 |
Throughput (Mops) | 1.76 | 0.42 |
3.4 RDMA Communication Framework
4 Scythe Design
4.1 System Overview
4.2 Hot-Aware Concurrency Control
4.2.1 OCC for Low-Heat Mode.
4.2.2 TOCC for High-Heat Mode.
4.3 Takeout Lock
Zipf factor | Longest queue | Second longest queue | Other queues | Highest access rate | Second highest access rate |
0.9 | 6 | 5 | \(\le\)2 | 4% | 4% |
0.95 | 10 | 6 | \(\le\)4 | 9% | 4% |
0.99 | 13 | 4 | \(\le\)3 | 10% | 3% |
1.2 | 31 | 9 | \(\le\)5 | 25% | 7% |
4.4 Timestamp Ordered OCC
4.5 RDMA-Friendly TSO
4.6 RRPC Framework
4.7 Implementation
5 Evaluation
5.1 Experiment Setup
5.2 OLTP Benchmarks
5.3 YCSB Benchmarks
5.4 In-Depth Analysis
6 Discussion
7 Conclusion
Acknowledgments
References
Index Terms
- Scythe: A Low-latency RDMA-enabled Distributed Transaction System for Disaggregated Memory
Recommendations
Sherman: A Write-Optimized Distributed B+Tree Index on Disaggregated Memory
SIGMOD '22: Proceedings of the 2022 International Conference on Management of DataMemory disaggregation architecture physically separates CPU and memory into independent components, which are connected via high-speed RDMA networks, greatly improving resource utilization of databases. However, such an architecture poses unique ...
Fast In-Memory Transaction Processing Using RDMA and HTM
DrTM is a fast in-memory transaction processing system that exploits advanced hardware features such as remote direct memory access (RDMA) and hardware transactional memory (HTM). To achieve high efficiency, it mostly offloads concurrency control such ...
Marlin: A Concurrent and Write-Optimized B+-tree Index on Disaggregated Memory
ICPP '23: Proceedings of the 52nd International Conference on Parallel ProcessingMemory disaggregation architecture can achieve higher resource utilization, independent scaling of CPUs and memory. Disaggregated memory systems manage memory resources and locate data by distributed index. However, existing distributed indexes suffer ...
Comments
Information & Contributors
Information
Published In
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Research-article
Funding Sources
- National Key Research and Development Program of China
- National Natural Science Foundation of China
- Key Research and Development Program of Guangdong Province
- Creative Research Group Project of NSFC
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 860Total Downloads
- Downloads (Last 12 months)860
- Downloads (Last 6 weeks)377
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in