abstract

Scalability Limitations of Processing-in-Memory using Real System Evaluations

Authors:

John KimAuthors Info & Claims

ACM SIGMETRICS Performance Evaluation Review, Volume 52, Issue 1

Pages 63 - 64

https://doi.org/10.1145/3673660.3655079

Published: 13 June 2024 Publication History

Get Access

Abstract

Processing-in-memory (PIM) has been widely explored in academia and industry to accelerate numerous workloads. By reducing the data movement and increasing parallelism, PIM offers great performance and energy efficiency. A large amount of cores or nodes present in PIM provide massive parallelism and compute throughput; however, this also proposes challenges and limitations for some workloads. In this work, we provide an extensive evaluation and analysis of a real PIM system from UPMEM. We specifically target emerging workloads featuring collective communication, demonstrating its role as the primary limitation within current PIM architecture.

References

[1]

Jung Hee Cheon, Andrey Kim, Miran Kim, and Yongsoo Song. 2017. Homomorphic encryption for arithmetic of approximate numbers. In International Conference on the Theory and Application of Cryptology and Information Security. Springer, 409--437.

Crossref

Google Scholar

[2]

Fabrice Devaux. 2019. The true processing in memory accelerator. In 2019 IEEE Hot Chips 31 Symposium (HCS), Cupertino, CA, USA, August 18-20, 2019. IEEE, 1--24. https://doi.org/10.1109/HOTCHIPS.2019.8875680

Crossref

Google Scholar

[3]

Yongkee Kwon, Guhyun Kim, Nahsung Kim, et al. 2023. Memory-Centric Computing with SK Hynix's Domain-Specific Memory. In 2023 IEEE Hot Chips 35 Symposium (HCS). 1--26. https://doi.org/10.1109/HCS59251.2023.10254717

Crossref

Google Scholar

[4]

Young-Cheon Kwon, Suk Han Lee, Jaehoon Lee, et al. 2021. 25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications. In 2021 IEEE International Solid-State Circuits Conference (ISSCC), Vol. 64. 350--352. https://doi.org/10.1109/ISSCC42613.2021.9365862

Crossref

Google Scholar

[5]

Maxim Naumov, Dheevatsa Mudigere, Hao-Jun Michael Shi, et al. 2019. Deep learning recommendation model for personalization and recommendation systems. https://doi.org/10.48550/ARXIV.1906.00091

Crossref

Google Scholar

Index Terms

Scalability Limitations of Processing-in-Memory using Real System Evaluations
1. Computer systems organization
  1. Architectures
    1. Parallel architectures

Recommendations

Scalability Limitations of Processing-in-Memory using Real System Evaluations
POMACS

Processing-in-memory (PIM), where the compute is moved closer to the memory or the data, has been widely explored to accelerate emerging workloads. Recently, different PIM-based systems have been announced by memory vendors to minimize data movement and ...
Scalability Limitations of Processing-in-Memory using Real System Evaluations
SIGMETRICS/PERFORMANCE '24: Abstracts of the 2024 ACM SIGMETRICS/IFIP PERFORMANCE Joint International Conference on Measurement and Modeling of Computer Systems

Processing-in-memory (PIM) has been widely explored in academia and industry to accelerate numerous workloads. By reducing the data movement and increasing parallelism, PIM offers great performance and energy efficiency. A large amount of cores or nodes ...
A programmable shared-memory system for an array of processing-in-memory devices

Processing in memory (PIM), the concept of integrating processing directly with memory has been attracting a lot of attention, since PIM can assist in overcoming the throughput limitation caused by data movement between CPU and memory. The challenge, ...

Comments

Information & Contributors

Information

Published In

cover image ACM SIGMETRICS Performance Evaluation Review

ACM SIGMETRICS Performance Evaluation Review Volume 52, Issue 1

SIGMETRICS '24

June 2024

104 pages

DOI:10.1145/3673660

Editor:
Bo Ji
Virginia Tech

Issue’s Table of Contents

SIGMETRICS/PERFORMANCE '24: Abstracts of the 2024 ACM SIGMETRICS/IFIP PERFORMANCE Joint International Conference on Measurement and Modeling of Computer Systems
June 2024
120 pages
ISBN:9798400706240
DOI:10.1145/3652963
General Chairs:
Michele Garetto
Università di Torino, Italy
,
Andrea Marin
Università Ca' Foscari Venezia, Italy
,
Program Chairs:
Florin Ciucu
University of Warwick, UK
,
Giulia Fanti
Carnegie Mellon University, USA
,
Rhonda Righter
University of California, Berkeley, USA

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 June 2024

Published in SIGMETRICS Volume 52, Issue 1

Check for updates

Author Tags

Qualifiers

Abstract

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

0
Total Citations
42
Total Downloads

Downloads (Last 12 months)42
Downloads (Last 6 weeks)17

Reflects downloads up to 15 Oct 2024

Other Metrics

View Author Metrics

Citations

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Index Terms

Recommendations

Scalability Limitations of Processing-in-Memory using Real System Evaluations

Scalability Limitations of Processing-in-Memory using Real System Evaluations

A programmable shared-memory system for an array of processing-in-memory devices