Article

Retargetable static timing analysis for embedded software

Authors:

David I. AugustAuthors Info & Claims

ISSS '01: Proceedings of the 14th international symposium on Systems synthesis

Pages 39 - 44

https://doi.org/10.1145/500001.500011

Published: 30 September 2001 Publication History

Abstract

This paper presents a novel approach for retargetable static software timing analysis. Specifically, we target the problem of determining bounds on the execution time of a program on modern processors, and solve this problem in a retargetable software development environment. Another contribution of this paper is the modeling of important features in contemporary architectures, such as branch prediction, predication, and instruction pre-fetching, which have great impact on system performance, and have been rarely handled thus far. These ideas allow to build a timing analysis tool that is efficient, accurate, modular and retargetable. We present preliminary results for sample embedded programs to demonstrate the applicability of the proposed approach.

References

[1]

J. Stankovic, M. Spuri, M. Di Natale, and G. Buttazzo. "Implications of classical scheduling results for real-time scheduling". IEEE Computer, pages 16--25, June 1995.

Digital Library

[2]

K. Keutzer, S. Malik, A. R. Newton, J. Rabaey and A. Sangiovanni- Vincentelli. "System Level Design: Orthogonolization of Concerns and Platform-Based Design". IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12), December 2000.

Digital Library

[3]

P. Gopinath and R. Gupta. "Applying compiler techniques to scheduling in Real-time systems". In Proceedings of 1990 IEEE Real-Time Systems Symposium, pages 247--256, 1990.

[4]

S. Lim, Y. H. Bae, G. Tae Jang, B. Rhee, S. Lyul Min, C. Y. Park, H. Shin, K. Park, S. Moon, C. S. Kim, "An Accurate Worst Case Timing Analysis Technique for RISC Processors," In Proceedings of the 15th Real-Time Systems Symposium, 1994.

[5]

R. T. White, F. Mueller, C. A. Healy, D. B. Whalley, and M. G. Harmon, "Timing Analysis for Data Caches and Set-Associative Caches". In Proceedings of the IEEE Real-Time Technology and Applications Symposium, Montreal, Canada, pp. 192-202, June 1997.

Digital Library

[6]

F. Mueller. "Timing predictions for multi-level caches". In ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems, pages 29--36, 1997.

[7]

T. Lundqvist and P. Stenstrom. "An integrated path and timing analysis method based on cyclelevel symbolic execution". Journal of Real-Time Systems, November 1999.

Digital Library

[8]

F. Stappert and P. Altenbernd. "Complete Worst-Case Execution Time Analysis of Straight-line Hard Real-Time Programs." Journal of Systems Architecture, 46(4), 2000.

Digital Library

[9]

J. Engblom, A. Ermedahl, M. Sjodin, J. Gustafsson, and H. Hansson, "Worst-Case Execution-Time Analysis for Embedded Real-Time Systems". Unpublished technique report, Department of Computer Systems, Uppsala University, Sweden, 2000.

[10]

Y. S. Li, S. Malik and A. Wolfe, "Cache Modeling for Real-Time Software: Beyond Direct Mapped Instruction Caches". In Proceedings of the IEEE Real-Time Systems Symposium, December 1996.

Digital Library

[11]

A. Colin and I. Puaut. "Worst case execution time analysis for a processor with branch prediction'. In Real-Time Systems, 18(2-3): 249--274, May 2000.

Digital Library

[12]

"The IMPACT Research Group", http://www.crhc.uiuc.edu/IMPACT

[13]

J. Hennessy, J. L. Hennessy, D. Goldberg, D. A. Patterson. "Computer Architecture : A Quantitative Approach". Morgan Kaufmann Publishers, 1996.

Digital Library

[14]

Itanium TM Processor Microarchitecture Reference. Technical report, Intel Corp., August 2000. http://developer.intel.com/design/ia-64/

[15]

J. W. Sias, D. I. August, and W. W. Hwu. "Accurate and Efficient Predicate Analysis with Binary Decision Diagrams". In Proceedings of the 33rd International Symposium on Microrchitecture, December 2000.

Digital Library

[16]

"The Liberty Computer Architecture Research Group", http://liberty.cs.princeton.edu

[17]

C. Luk and T. Mowry. "Cooperative Prefetching: Compiler and Hardware Support for Effective Instruction Prefetching in Modern Processors". In Proceedings of 31st International Symposium on Microarchitecture, pages 182--193, December 1998.

Digital Library

Cited By

Jerraya ABacivarov I(2016)Performance Evaluation Methods for Multiprocessor System-on-Chip DesignsElectronic Design Automation for IC System Design, Verification, and Testing10.1201/b19569-9(85-98)Online publication date: 14-Apr-2016
https://doi.org/10.1201/b19569-9
Reineke JDoerfert J(2014)Architecture-parametric timing analysis2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)10.1109/RTAS.2014.6926002(189-200)Online publication date: Apr-2014
https://doi.org/10.1109/RTAS.2014.6926002
Lee JShrivastava A(2013)Software-based register file vulnerability reduction for embedded processorsACM Transactions on Embedded Computing Systems10.1145/2536747.253676013:1s(1-20)Online publication date: 6-Dec-2013
https://dl.acm.org/doi/10.1145/2536747.2536760
Show More Cited By

Index Terms

Retargetable static timing analysis for embedded software

Recommendations

A retargetable register allocation framework for embedded processors
LCTES '04

This paper describes the FlexCC2 register allocation framework. FlexCC2 is an optimizing retargetable C compiler for embedded processors, and in particular for DSP processors. Embedded processors often contain features such as irregular and constrained ...
A retargetable register allocation framework for embedded processors
LCTES '04: Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems

This paper describes the FlexCC2 register allocation framework. FlexCC2 is an optimizing retargetable C compiler for embedded processors, and in particular for DSP processors. Embedded processors often contain features such as irregular and constrained ...
A Retargetable Static Binary Translator for the ARM Architecture

Machines designed with new but incompatible Instruction Set Architecture (ISA) may lack proper applications. Binary translation can address this incompatibility by migrating applications from one legacy ISA to a new one, although binary translation has ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ISSS '01: Proceedings of the 14th international symposium on Systems synthesis

September 2001

290 pages

ISBN:1581134185

DOI:10.1145/500001

General Chair:
Roman Hermida
Complutense Universidad, Madrid, Spain
,
Program Chair:
El Mostapha Aboulhamid
Université de Montréal, Québec, Canada

Copyright © 2001 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

IEEE: IEEE Computer Society Technical Committee on Design Automation
SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 30 September 2001

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ISSS01

Sponsor:

IEEE
SIGDA

ISSS01: 14th International Symposium on System Synthesis

September 30 - October 3, 2001

P.Q., Montréal, Canada

Acceptance Rates

Overall Acceptance Rate 38 of 71 submissions, 54%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

28
Total Citations
View Citations
384
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Jerraya ABacivarov I(2016)Performance Evaluation Methods for Multiprocessor System-on-Chip DesignsElectronic Design Automation for IC System Design, Verification, and Testing10.1201/b19569-9(85-98)Online publication date: 14-Apr-2016
https://doi.org/10.1201/b19569-9
Reineke JDoerfert J(2014)Architecture-parametric timing analysis2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)10.1109/RTAS.2014.6926002(189-200)Online publication date: Apr-2014
https://doi.org/10.1109/RTAS.2014.6926002
Lee JShrivastava A(2013)Software-based register file vulnerability reduction for embedded processorsACM Transactions on Embedded Computing Systems10.1145/2536747.253676013:1s(1-20)Online publication date: 6-Dec-2013
https://dl.acm.org/doi/10.1145/2536747.2536760
Zhu JSander IJantsch A(2012)Performance Analysis of Reconfigurations in Adaptive Real-Time Streaming ApplicationsACM Transactions on Embedded Computing Systems10.1145/2180887.218088811S:1(1-20)Online publication date: 1-Jun-2012
https://dl.acm.org/doi/10.1145/2180887.2180888
Mohan SMueller FRoot MHawkins WHealy CWhalley DVivancos E(2011)Parametric timing analysis and its application to dynamic voltage scalingACM Transactions on Embedded Computing Systems10.1145/1880050.188006110:2(1-34)Online publication date: 7-Jan-2011
https://dl.acm.org/doi/10.1145/1880050.1880061
Lee JShrivastava A(2011)Static Analysis of Register File VulnerabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2010.209563030:4(607-616)Online publication date: 1-Apr-2011
https://dl.acm.org/doi/10.1109/TCAD.2010.2095630
Kreku JTiensyrjä KWieferink AVanthournout B(2011)ASIP Exploration and DesignScalable Multi-core Architectures10.1007/978-1-4419-6778-7_4(81-103)Online publication date: 13-Sep-2011
https://doi.org/10.1007/978-1-4419-6778-7_4
Ding YZhang W(2010)Loop-Based Instruction Prefetching to Reduce the Worst-Case Execution TimeIEEE Transactions on Computers10.1109/TC.2010.4459:6(855-864)Online publication date: 1-Jun-2010
https://dl.acm.org/doi/10.1109/TC.2010.44
Torri LFachini GSteinfeld LCamara VCarro LCota E(2010)An evaluation of free/open source static analysis tools applied to embedded software2010 11th Latin American Test Workshop10.1109/LATW.2010.5550368(1-6)Online publication date: Mar-2010
https://doi.org/10.1109/LATW.2010.5550368
Li MAchteren TBrockmeyer ECatthoor F(2010)Statistical Performance Analysis and Estimation for Parallel Multimedia ProcessingJournal of Signal Processing Systems10.1007/s11265-008-0318-z58:2(105-116)Online publication date: 1-Feb-2010
https://dl.acm.org/doi/10.1007/s11265-008-0318-z
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents