Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/800259.809004acmconferencesArticle/Chapter ViewAbstractPublication Pagesacm-national-conferenceConference Proceedingsconference-collections
Article
Free access

Symbolic synthesis of digital computers

Published: 01 June 1952 Publication History

Abstract

In an ideal sense a binary digital computer or what might be called more generally a Boolean* machine is an automatic operational filing system. It is a machine which accepts information automatically in the form of words constructed from an alphabet of only two symbols, say 0 and 1, the so-called binary coded words. For example a binary number is such a word. This information is stored or recorded in sets of elementary boxes or files, each containing one of the symbols 0 or 1. This information is either transformed or used to change other files or itself as a function of the past contents of all files within the system. If the contents of all files within the system are constrained to change only at discrete points of time, say the points n (n = 1,2,3, ...), then the machine may be termed a synchronous Boolean machine. The discussion in this paper will be restricted to the synchronous Boolean machine.
It is evident from the above discussion that the content of each elementary box or file within the system is a two valued function, say A(t), of the real parameter time, t. Since the content of each file is constrained to change only at the discrete points of time n?, then a suitable definition for A(t) is the following: Either A(t) = 0 or A(t) = 1 for n? = t < (n+l)? where (n = 0 1,2, ...). In this definition the right continuity of A(t) has been assumed for the sake of definiteness. Let the function A(t) be called a file function.

References

[1]
Gasrrett Birkhoff, Latti&oelig; Theory, American Math. Soc. Coll. Publications. (1948)
[2]
I.S. Reed, Some Mathematical Remarks on the Boolean Machine, Technical Report No. 2, Project Lincoln, Mass. Inst. of Technology, (19 Dec. 1951)
[3]
I.S. Reed, Boolean Functions of a Real Variable and its Applications to a Model of the Digital Computer and Discrete Probability, a forthcoming Project Lincoln Report, M.I.T.
[4]
R.E. Sprague, Techniques in the Design of Digital Computers, Association of Computing Machinery (March 1951)
[5]
R.C. Jeffrey, I.S. Reed, The Use of Boolean Algebra in Logical Design, Engineering Note E-458-1, Digital Computer Laboratory, M.I.T. (28 April 1952)
[6]
R.C. Jeffrey, I.S. Reed, Design of a Digital Computer by Boolean Algebra, Engineering Note E-462, Digital Computer Laboratory, M.I.T. (20 May 1952)

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ACM '52: Proceedings of the 1952 ACM national meeting (Toronto)
September 1952
160 pages
ISBN:9781450379250
DOI:10.1145/800259
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1952

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)40
  • Downloads (Last 6 weeks)5
Reflects downloads up to 12 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2020)Verilog HDL and its ancestors and descendantsProceedings of the ACM on Programming Languages10.1145/33863374:HOPL(1-90)Online publication date: 12-Jun-2020
  • (2018)Design and Verification LanguagesEDA for IC System Design, Verification, and Testing10.1201/9781420007947-15(15-1-15-28)Online publication date: 3-Oct-2018
  • (1984)Automated Synthesis of Digital systemsIEEE Design & Test10.1109/MDT.1984.50056931:4(75-81)Online publication date: 1-Nov-1984
  • (1984)Description and Simulation of Complex Digital Systems by Means of the Register Transfer Language RTS IaComputer Design Aids for VLSI Circuits10.1007/978-94-011-8006-1_6(285-319)Online publication date: 1984
  • (1983)ZeusProceedings of the 20th Design Automation Conference10.5555/800032.800634(17-23)Online publication date: 27-Jun-1983
  • (1983)Computer Design Language - Version Munich (CDLM) a modern multi-level languageProceedings of the 20th Design Automation Conference10.5555/800032.800632(4-11)Online publication date: 27-Jun-1983
  • (1983)ZEUS: A Hardware Description Language for VLSI20th Design Automation Conference Proceedings10.1109/DAC.1983.1585619(17-23)Online publication date: 1983
  • (1983)Computer Design Language - Version Munich (CDLM) A Modern Multi-Level Language20th Design Automation Conference Proceedings10.1109/DAC.1983.1585617(4-11)Online publication date: 1983
  • (1979)Computer hardware description languages—A tutorialProceedings of the IEEE10.1109/PROC.1979.1154167:12(1605-1615)Online publication date: 1979
  • (1975)Design Verification at the Register Transfer Language LevelIEEE Transactions on Computers10.1109/T-C.1975.22433124:9(861-867)Online publication date: 1-Sep-1975
  • Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media