Cited By
View all- Golman RGiterman RTeman A(2024)Multi-Ported GC-eDRAM Bitcell with Dynamic Port Configuration and Refresh MechanismJournal of Low Power Electronics and Applications10.3390/jlpea1401000214:1(2)Online publication date: 4-Jan-2024
- Michaud PPeysieux A(2022)HAIR: Halving the Area of the Integer Register File with Odd/Even BankingACM Transactions on Architecture and Code Optimization10.1145/354483819:4(1-25)Online publication date: 16-Sep-2022
- Gudaparthi SShrestha R(2022)Selective register-file cache: an energy saving technique for embedded processor architectureDesign Automation for Embedded Systems10.1007/s10617-022-09264-226:2(105-124)Online publication date: 29-May-2022
- Show More Cited By