Article

Fine-grained power management for multithreaded processor cores

Authors:

Sascha Uhrig,

Theo UngererAuthors Info & Claims

SAC '04: Proceedings of the 2004 ACM symposium on Applied computing

Pages 907 - 908

https://doi.org/10.1145/967900.968083

Published: 14 March 2004 Publication History

Get Access

Abstract

We propose a new hardware-based power management technique that is made possible by a multithreaded processor core. A processor-internal scheduler manages frequency and voltage scaling based on the current processor utilization given in percentage of the total performance.

References

[1]

D. M. Brooks et al. Power-aware Microachitecture: Designing and Modeling Challenges for Next-generation Microprocessors. 20(6):26--44, Nov./Dec. 2000.

Digital Library

Google Scholar

[2]

Intel Corporation. Intel PXA26x Processor Family Developer's Manual, Oct. 2002.

Google Scholar

[3]

J. Kreuzinger, U. Brinkschulte, M. Pfeffer, S. Uhrig, and T. Ungerer. Real-time Event-handling and Scheduling on a Multithreaded Java Microcontroller. Microprocessors and Microsystems, 27(1): 19--31, Feb. 2003.

Crossref

Google Scholar

[4]

G. Semeraro, D. H. Albonesi, S. G. Dropsho, G. Magklis, S. Dwarkadas, and M. L. Scott. Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In 35th International Symposium on Microarchitecture (MICRO-35), Istanbul, Turkey, pages 356--367, Nov. 2002.

Digital Library

Google Scholar

[5]

J. Seng, D. Tullsen, and G. Cai. Power-sensitive multithreaded architecture. In 2000 IEEE International Conference on Computer Design: VLSI in Computers and Processors, Austin, TX, USA, pages 199--206, 2000.

Digital Library

Google Scholar

[6]

H. So and A. Woo. A Simple Energy Saving Scheme on PDAs Using Hardware Scheduled DVS. Technical report, Dec. 1998. http://www.cs.berkeley.edu/awoo/cs252/report.html.

Google Scholar

[7]

Transmeta Corporation. Crusoe TM5500/TM5800 System Design Guide, July 2002.

Google Scholar

[8]

S. Uhrig, C. Liemke, M. Pfeffer, J. Becker, U. Brinkschulte, and T. Ungerer. Implementing real-time scheduling within a multithreaded java microcontroller. In 35th International Symposium on Microarchitecture (MICRO-35), 6th Workshop on Multithreaded Execution, Architecture and Compilation (MTEAC-6), Istanbul, Turkey, pages 57--64, Nov. 2002.

Google Scholar

[9]

S. Uhrig and T. Ungerer. Hardware-based power management for real-time applications. In Second International Symposium on Parallel and Distributed Computing (ISPDC), Ljubljana, Slovenia, Oct. 2003. http://www.informatik.uniaugsburg.de/sik/research/komodo.

Digital Library

Google Scholar

Cited By

View all

Kluge FUhrig SMische JSatzger BUngerer T(2010)Optimisation of Energy Consumption of Soft Real-Time Applications by Workload PredictionProceedings of the 2010 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops10.1109/ISORCW.2010.15(63-72)Online publication date: 4-May-2010
https://dl.acm.org/doi/10.1109/ISORCW.2010.15
Bin XQingsong SLiangliang TJiangwei HXinliang WTianzhou C(2008)Power-Aware Code Restructuring for Embedded Parallel Storing DeviceProceedings of the 2008 Sixth Annual IEEE International Conference on Pervasive Computing and Communications10.1109/PERCOM.2008.62(627-632)Online publication date: 17-Mar-2008
https://dl.acm.org/doi/10.1109/PERCOM.2008.62
Uhrig SUngerer T(2005)Energy management for embedded multithreaded processors with integrated EDF schedulingProceedings of the 18th international conference on Architecture of Computing Systems conference on Systems Aspects in Organic and Pervasive Computing10.1007/978-3-540-31967-2_1(1-17)Online publication date: 14-Mar-2005
https://dl.acm.org/doi/10.1007/978-3-540-31967-2_1

Recommendations

An evaluation of speculative instruction execution on simultaneous multithreaded processors

Modern superscalar processors rely heavily on speculative execution for performance. For example, our measurements show that on a 6-issue superscalar, 93% of committed instructions for SPECINT95 are speculative. Without speculation, processor resources ...
Hardware-based power management for real-time applications
ISPDC'03: Proceedings of the Second international conference on Parallel and distributed computing

This paper presents a new power management technique integrated into a multithreaded microcontroller with built-in real-time scheduling schemes. Power management is done by hardware based on the Guaranteed Percentage scheduling scheme. The applied power ...
Energy Efficient Power-Management for Out-of-Order Processors Using Cyclic Power-Gating
Architecture of Computing Systems
Abstract
Dynamic Voltage and Frequency Scaling is the most commonly used power management technique in modern processors. However, the ability of an individual chip to operate under reduced supply voltage can no longer be predetermined at the design stage ... $_{}$ $_{}$

Comments

Information & Contributors

Information

Published In

SAC '04: Proceedings of the 2004 ACM symposium on Applied computing

March 2004

1733 pages

ISBN:1581138121

DOI:10.1145/967900

Conference Chair:
Hisham M. Haddad
Kennesaw State University
,
Program Chairs:
Andrea Omicini
Università degli Studi di Bologna a Cesena
,
Roger L. Wainwright
University of Tulsa
,
Publications Chair:
Lorie M. Liebrock
New Mexico Institute of Mining and Technology

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 14 March 2004

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

SAC04

Sponsor:

SIGAPP

SAC04: The 2004 ACM Symposium on Applied Computing

March 14 - 17, 2004

Nicosia, Cyprus

Acceptance Rates

Overall Acceptance Rate 1,650 of 6,669 submissions, 25%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
289
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 09 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Kluge FUhrig SMische JSatzger BUngerer T(2010)Optimisation of Energy Consumption of Soft Real-Time Applications by Workload PredictionProceedings of the 2010 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops10.1109/ISORCW.2010.15(63-72)Online publication date: 4-May-2010
https://dl.acm.org/doi/10.1109/ISORCW.2010.15
Bin XQingsong SLiangliang TJiangwei HXinliang WTianzhou C(2008)Power-Aware Code Restructuring for Embedded Parallel Storing DeviceProceedings of the 2008 Sixth Annual IEEE International Conference on Pervasive Computing and Communications10.1109/PERCOM.2008.62(627-632)Online publication date: 17-Mar-2008
https://dl.acm.org/doi/10.1109/PERCOM.2008.62
Uhrig SUngerer T(2005)Energy management for embedded multithreaded processors with integrated EDF schedulingProceedings of the 18th international conference on Architecture of Computing Systems conference on Systems Aspects in Organic and Pervasive Computing10.1007/978-3-540-31967-2_1(1-17)Online publication date: 14-Mar-2005
https://dl.acm.org/doi/10.1007/978-3-540-31967-2_1

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

An evaluation of speculative instruction execution on simultaneous multithreaded processors

Hardware-based power management for real-time applications

Energy Efficient Power-Management for Out-of-Order Processors Using Cyclic Power-Gating