Article

Free access

Analysis of multithreaded architectures for parallel computing

Authors:

R. Saavedra-Barrera,

D. Culler,

T. von EickenAuthors Info & Claims

SPAA '90: Proceedings of the second annual ACM symposium on Parallel algorithms and architectures

Pages 169 - 178

https://doi.org/10.1145/97444.97683

Published: 01 May 1990 Publication History

PDF eReader

References

[1]

Anderson, D.W., Sparacio, F.J., and Tomasulo, R.M., "The IBM System/360 Model 91: Machine Philosophy and Instruction-Handling". IBM Journal, Vol.9, No.25, January 1967, pp. 8-24.

Digital Library

Google Scholar

[2]

Agarwal, A., Simoni, R. Hennessy, J., and Horowitz, M., "An Evaluation of Directory Schemes for Cache Coherency". Proc. of the 15th Annual Int. Syrup. on Comp. Arch., Honolulu, Hawaii, June 1988, pp. 280- 289.

Digital Library

Google Scholar

[3]

Agarwal, A., Horowitz, M., and Hennessy, L, "An Analytical Cache Model". ACM Trans. on Comp. Sys., Vol.7, no.2, May 1989, pp. 184-215.

Digital Library

Google Scholar

[4]

Arvind, and Ianucci, R.A., "Two Ftmdamental Issues in Multiprocessing". Proc. of DFVLR - Conf. 1987 on Parallel Proc. in Sc. and Eng., West Germany, June 1987, pp. 61-88.

Digital Library

Google Scholar

[5]

Arvind, Culler, D.E., and Maa, G.K., "Assessing the Benefits of Fine-Grain Parallelism in Dataflow Programs". The International Journal of Supercomputer Applications, Vol.2, No.3, November 1988.

Google Scholar

[6]

Clark, D.W., "Cache Performance in the VAX- 11/780". ACM Trans. Comp. Sys., Vol.1, No.l, February 1983, pp. 24-37.

Digital Library

Google Scholar

[7]

Eggers, S.J., and Katz, R.H., "A Characterization of Sharing in Parallel Programs and its Application to Coherency Protocol Evaluation". Proc. of the 15th Annual Int. Syrup. on Comp. Arch., Honolulu, Hawaii, June 1988, pp. 373-383.

Digital Library

Google Scholar

[8]

Goodman, J.R., "Using Cache Memory to Reduce processor-Memory Traffic". Proc. of the l Oth Annual Int. Syrup. on Comp. Arch, Stockholm, Sweden, 1983.

Digital Library

Google Scholar

[9]

Halstead, R.H, Jr., and Fujita, T., "MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing". Proc. of the 15th Annual Int. Syrup. on Comp. Arch., Honolulu, Hawaii, June 1988, pp. 443-451.

Digital Library

Google Scholar

[10]

Ianucci, R.A., "Toward a Dataflow / yon Neumann Hybrid Architecture". Proc. of the 15th Annual Int. Syrup. on Comp. Arch., Honolulu, Hawaii, June 1988, pp. 131-140.

Digital Library

Google Scholar

[11]

Nikhil, R.S. and Ar~ind, "Can Dataflow Subsume von Neumann Computing?". Proc. of the 16th Annual Int. Syrup. on Comp. Arch., Jerusalem, Israel, June 1989.

Digital Library

Google Scholar

[12]

Russell, R.M., "The CRAY-1 Computer System". Comm. of the ACM, Vol.21, No.l, January 1978. pp. 63-72.

Digital Library

Google Scholar

[13]

Saavedra-Barrera, R.H., and Culler, D., "An Analytical Solution for a Markov Chain Modeling Multithread Execution", University of Ca/ifomia, Berkeley, technical report in preparation.

Digital Library

Google Scholar

[14]

Smith, A.J., "Cache Memories". ACM Computing Surveys, Vol. 14, No.3, September 1982, pp. 473-530.

Digital Library

Google Scholar

[15]

Smith, B.J., "A Pipelined, Shared Resource MIMD Computer". 1978 Int. Conf. on Parallel Proc., 1978, pp. 6-8.

Google Scholar

[16]

Thiebaut, D., "On the Fractal Dimension of Computer Programs and its Application to the Prediction of the Cache Miss Ratio". IEEE Trans. on Computers, Vol,38, No.7, July 1989, pp, 1012-1026,

Digital Library

Google Scholar

[17]

Thistle, M.R., and Smith, B.J., "A Processor Architecture for Horizon". Supercomputing '88, Florida, October 1988, pp. 35-40.

Digital Library

Google Scholar

[18]

Weber, W., and Gupta A., "Exploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results". Proc. of the 16th Annual Int. Syrup. on Comp. Arch., Jerusalem, Israel, June 1989, pp. 273-280.

Digital Library

Google Scholar

Cited By

View all

Bousono-Calzon CBustarviejo-Munoz JAceituno-Aceituno PEscudero-Garzas J(2019)On the Economic Significance of Stock Market Prediction and the No Free Lunch TheoremIEEE Access10.1109/ACCESS.2019.29210927(75177-75188)Online publication date: 2019
https://doi.org/10.1109/ACCESS.2019.2921092
Guedes TJesus LOcaña KDrummond Lde Oliveira D(2019)Provenance-based fault tolerance technique recommendation for cloud-based scientific workflows: a practical approachCluster Computing10.1007/s10586-019-02920-6Online publication date: 9-Mar-2019
https://doi.org/10.1007/s10586-019-02920-6
Volkov V(2018)A microbenchmark to study GPU performance modelsACM SIGPLAN Notices10.1145/3200691.317853653:1(421-422)Online publication date: 10-Feb-2018
https://dl.acm.org/doi/10.1145/3200691.3178536
Show More Cited By

Index Terms

Analysis of multithreaded architectures for parallel computing

Recommendations

Reducing misspeculation penalty in trace-level speculative multithreaded architectures
ISHPC'05/ALPS'06: Proceedings of the 6th international symposium on high-performance computing and 1st international conference on Advanced low power systems

Trace-Level Speculative Multithreaded Processors exploit trace-level speculation by means of two threads working cooperatively. One thread, called the speculative thread, executes instructions ahead of the other by speculating on the result of several ...
A compiler framework for multithreaded parallel systems
Implicitly-multithreaded processors

Comments

Information & Contributors

Information

Published In

SPAA '90: Proceedings of the second annual ACM symposium on Parallel algorithms and architectures

May 1990

417 pages

ISBN:0897913701

DOI:10.1145/97444

Chairman:
F. T. Leighton
Massachusetts Institute of Technology, Cambridge, MA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 1990

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

SPAA90

Sponsor:

Computer Tech Inst.
CTI
SIGACT
SIGARCH
EATCS
IEEE-CS

SPAA90: 2nd Annual ACM Symposium on Parallel Algorithms & Architecture

July 2 - 6, 1990

Island of Crete, Greece

Acceptance Rates

Overall Acceptance Rate 447 of 1,461 submissions, 31%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

102
Total Citations
View Citations
853
Total Downloads

Downloads (Last 12 months)127
Downloads (Last 6 weeks)30

Reflects downloads up to 12 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Bousono-Calzon CBustarviejo-Munoz JAceituno-Aceituno PEscudero-Garzas J(2019)On the Economic Significance of Stock Market Prediction and the No Free Lunch TheoremIEEE Access10.1109/ACCESS.2019.29210927(75177-75188)Online publication date: 2019
https://doi.org/10.1109/ACCESS.2019.2921092
Guedes TJesus LOcaña KDrummond Lde Oliveira D(2019)Provenance-based fault tolerance technique recommendation for cloud-based scientific workflows: a practical approachCluster Computing10.1007/s10586-019-02920-6Online publication date: 9-Mar-2019
https://doi.org/10.1007/s10586-019-02920-6
Volkov V(2018)A microbenchmark to study GPU performance modelsACM SIGPLAN Notices10.1145/3200691.317853653:1(421-422)Online publication date: 10-Feb-2018
https://dl.acm.org/doi/10.1145/3200691.3178536
Volkov VKrall AGross T(2018)A microbenchmark to study GPU performance modelsProceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming10.1145/3178487.3178536(421-422)Online publication date: 10-Feb-2018
https://dl.acm.org/doi/10.1145/3178487.3178536
Sanyal SPalit SBanerjee A(2018)A Hybrid Approach toward Scrater Detection Based on Illumination Direction, Texture Analysis and Interpolation2018 International Conference on Electrical, Electronics, Communication, Computer, and Optimization Techniques (ICEECCOT)10.1109/ICEECCOT43722.2018.9001630(1131-1135)Online publication date: Dec-2018
https://doi.org/10.1109/ICEECCOT43722.2018.9001630
Chen YHorng GCheng SWang H(2017)Forming SPN-MapReduce Model for Estimation Job Execution Time in Cloud ComputingWireless Personal Communications: An International Journal10.1007/s11277-016-3786-794:4(3465-3493)Online publication date: 1-Jun-2017
https://dl.acm.org/doi/10.1007/s11277-016-3786-7
de Jesus LDrummond Lde Oliveira D(2017)Eeny Meeny Miny Moe: Choosing the Fault Tolerance Technique for my Cloud WorkflowHigh Performance Computing10.1007/978-3-319-73353-1_23(321-336)Online publication date: 28-Dec-2017
https://doi.org/10.1007/978-3-319-73353-1_23
Madougou SVarbanescu Ade Laat CPalermo GFeo JTumeo AFranke H(2016)Using colored petri nets for GPGPU performance modelingProceedings of the ACM International Conference on Computing Frontiers10.1145/2903150.2903167(240-249)Online publication date: 16-May-2016
https://dl.acm.org/doi/10.1145/2903150.2903167
Li ATay YKumar ACorporaal HKielmann THildebrand DTaufer M(2015)TransitProceedings of the 24th International Symposium on High-Performance Parallel and Distributed Computing10.1145/2749246.2749265(101-106)Online publication date: 15-Jun-2015
https://dl.acm.org/doi/10.1145/2749246.2749265
Cheng SWang HChen YChen C(2015)Performance Analysis Using Petri Net Based MapReduce Model in Heterogeneous ClustersAdvances in Web-Based Learning – ICWL 2013 Workshops10.1007/978-3-662-46315-4_18(170-179)Online publication date: 22-Jan-2015
https://doi.org/10.1007/978-3-662-46315-4_18
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Reducing misspeculation penalty in trace-level speculative multithreaded architectures

A compiler framework for multithreaded parallel systems

Implicitly-multithreaded processors

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

References

Cited By

Index Terms

Recommendations

Reducing misspeculation penalty in trace-level speculative multithreaded architectures

A compiler framework for multithreaded parallel systems

Implicitly-multithreaded processors

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations