Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
article

A high-density bipolar logic masterslice for small systems

Published: 01 March 1981 Publication History

Abstract

A new high-density bipolar logic masterslice which uses a simple Schottky Transistor Logic (STL) circuit cell as its basic building block is presented in this paper. The STL cell is derived from Integrated Injection Logic (I2L). The use of low-barrier Schottky diodes for AND logic, as diodes function in Diode Transistor Logic (DTL), makes possible achieving the NAND circuit operation. A brief description of the Schottky diode fabrication process is also given. A new concept of contact hole personalization is introduced and is shown to be an efficient approach to masterslice design as well as a factor in achieving high cell density. Due to the unusual structure of the basic cell and the arrangement of the cells in the masterslice, a new physical design methodology was developed for the design of different part numbers, corresponding to unique logic functions, on this masterslice. The STL circuit operates witha 1.7-V power supply and yields a typical delay of 3 ns at 0.5 mW and 5 ns at 0.15 mW. The I/O circuits are TTL-level compatible. The cells, the circuits, the unique features of the masterslice, and its application in an I/O controller chip are described.

References

[1]
J. Pomeranz, R. Nijhuis, and C. Vicary, "Customized Metal Layers Vary Standard Gate-Array Chip," Electronics 52, 105 (1979).
[2]
H. H. Berger and S. K. Wiedmann, "Advanced Merged Transistor Logic by Using Schottky Junction," Microelectronics 7, 35 (1976).
[3]
K. Hart and A. Slob, "Integrated Injection Logic: A New Approach to LSI," IEEE J. Solid-State Circuits SC-7, 346 (1972).
[4]
W. Chin, J. Chen, and T.-S. Jen, entitled "A High Density Cost Performance Bipolar Masterslice for Low End Systems," which appeared in the Proceedings of the IEEE International Conference on Circuits and Computers ICCC80, Port Chester, NY, October 1-3, 1980, pp. 197-202.
[5]
John G. Posa, "A Special Report on Gate Arrays," Electronics 55, 145-158 (1980).
[6]
S. DasGupta, E. B. Eichelberger, and T. W. Williams, "LSI Chip Design for Testability," International Solid State Circuits Conference Dig. Tech. Papers, San Francisco, CA, 1978, p. 216.
[7]
R. J. Blumberg and S. Brenner, "A 1500 Gate, Random Logic, Large-Scale Integrated (LSI) Masterslice," IEEE J. Solid-State Circuits SC-14, 818 (1979).
[8]
J. R. Franco, J. Havas, and L. J. Honpala, "Method for Forming Patterned Films Utilizing a Transparent Lift-off Mask," U.S. Patent 4,004,044, 1977.
[9]
H. M. Dalal, M. Ghafghaichi, L. A. Kasprzak, and H. Winpfheimer, "Method for Fabricating Tantalum Semiconductor Contacts," U.S. Patent 4,215,156, 1980.
[10]
N. Nan and M. Feuer, "A Method for the Automatic Wiring of LSI Chips," Proceedings of the 1978 IEEE International Symposium on Circuits and Systems, New York, 1978, p. 11.
[11]
P. Carmody, A. Barone, J. Morrell, A. Weiner, and J. Hennessy, "An Interactive Graphic System for Custom Design," Proceedings of the IEEE/ACM Design Automation Conference, Minneapolis, June 1980, pp. 1-10.
[12]
H. S. Yourke and E. V. Weber, "A High Throughput Scanning Electronic Beam Lithography System, EL1, for Semiconductor Manufacture; General Description," Technical Digest, International Electron Device Meeting, Washington, DC, 1976, p. 431.
[13]
Donald E. Davis, "Registration Mark Detection for Electron-Beam Lithography--EL1 System," IBM J. Res. Develop. 24, 545 (1980).
[14]
K. H. Khokhani and A. M. Patel, "The Chip Layout Problem: A Placement Procedure for LSI," Proceedings of the Fourteenth Annual Design Automation Conference, New Orleans, 1977, p. 291.
[15]
W. H. Heller, W. F. Mikhail, and W. E. Donath, "Prediction of Wiring Space Requirement for LSI," Proceedings of the Fourteenth Annual Design Automation Conference, New Orleans, 1977, p. 32.

Cited By

View all
  • (1983)Design through transformationProceedings of the 20th Design Automation Conference10.5555/800032.800673(253-256)Online publication date: 27-Jun-1983
  • (1982)Semiconductor manufacturing technology at IBMIBM Journal of Research and Development10.1147/rd.265.052826:5(528-531)Online publication date: 1-Sep-1982
  • (1982)Bipolar chip design for a VLSI microprocessorIBM Journal of Research and Development10.1147/rd.264.046426:4(464-474)Online publication date: 1-Jul-1982
  • Show More Cited By
  1. A high-density bipolar logic masterslice for small systems

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image IBM Journal of Research and Development
    IBM Journal of Research and Development  Volume 25, Issue 2-3
    March 1981
    96 pages

    Publisher

    IBM Corp.

    United States

    Publication History

    Published: 01 March 1981
    Revised: 10 December 1980
    Received: 08 September 1980

    Qualifiers

    • Article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 11 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (1983)Design through transformationProceedings of the 20th Design Automation Conference10.5555/800032.800673(253-256)Online publication date: 27-Jun-1983
    • (1982)Semiconductor manufacturing technology at IBMIBM Journal of Research and Development10.1147/rd.265.052826:5(528-531)Online publication date: 1-Sep-1982
    • (1982)Bipolar chip design for a VLSI microprocessorIBM Journal of Research and Development10.1147/rd.264.046426:4(464-474)Online publication date: 1-Jul-1982
    • (1982)Design considerations for a VLSI microprocessorIBM Journal of Research and Development10.1147/rd.264.045426:4(454-463)Online publication date: 1-Jul-1982
    • (1981)Semiconductor logic technology in IBMIBM Journal of Research and Development10.1147/rd.255.060325:5(603-616)Online publication date: 1-Sep-1981
    • (1981)Bipolar circuit design for a 5000-circuit VLSI gate arrayIBM Journal of Research and Development10.1147/rd.252.011625:2-3(116-125)Online publication date: 1-Mar-1981

    View Options

    View options

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media