Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
article
Free access

Accelerating seismic computations using customized number representations on FPGAs

Published: 01 January 2009 Publication History

Abstract

The oil and gas industry has an increasingly large demand for high-performance computation over huge volume of data. Compared to common processors, field-programable gate arrays (FPGAs) can boost the computation performance with a streaming computation architecture and the support for application-specific number representation. With hardware support for reconfigurable number format and bit width, reduced precision can greatly decrease the area cost and I/O bandwidth of the design, thus multiplying the performance with concurrent processing cores on an FPGA. In this paper, we present a tool to determine the minimum number precision that still provides acceptable accuracy for seismic applications. By using the minimized number format, we implement core algorithms in seismic applications (the FK step in forward continued-based migration and 3D convolution in reverse time migration) on FPGA and show speedups ranging from 5 to 7 by including the transfer time to and from the processors. Provided sufficient bandwidth between CPU and FPGA, we show that a further increase to 48times; speedup is possible.

References

[1]
J. Gazdag and P. Sguazzero, "Migration of seismic data by phase shift plus interpolation," in Migration of Seismic Data, G. H. F. Gardner, Ed., Society of Exploration Geophysicists, Tulsa, Oklahoma, 1985.
[2]
C. He, M. Lu, and C. Sun, "Accelerating seismic migration using FPGA-based coprocessor platform," in Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '04), pp. 207-216, Napa, Calif, USA, April 2004.
[3]
O. Pell and R. G. Clapp, "Accelerating subsurface offset gathers for 3D seismic applications using FPGAs," SEG Technical Program Expanded Abstracts, vol. 26, no. 1, pp. 2383-2387, 2007.
[4]
J. Deschamps, G. Bioul, and G. Sutter, Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems, Wiley-Interscience, New York, NY, USA, 2006.
[5]
O. Mencer, "ASC: a stream compiler for computing with FPGAs," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 9, pp. 1603-1617, 2006.
[6]
D.-U. Lee, A. A. Gaffar, R. C. C. Cheung, O. Mencer, W. Luk, and G. A. Constantinides, "Accuracy-guaranteed bit-width optimization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 10, pp. 1990-2000, 2006.
[7]
M. L. Chang and S. Hauck, "Precis: a usercentric word-length optimization tool," IEEE Design & Test of Computers, vol. 22, no. 4, pp. 349-361, 2005.
[8]
B. Biondi and G. Palacharla, "3-D prestack migration of common-azimuth data," Geophysics, vol. 61, no. 6, pp. 1822-1832, 1996.
[9]
G. Shan and B. Biondi, "Imaging steep salt flank with plane-wave migration in tilted coordinates," SEG Technical Program Expanded Abstracts, vol. 25, no. 1, pp. 2372-2376, 2006.
[10]
B. Biondi, "Narrow-azimuth migration of marine streamer data," SEG Technical Program Expanded Abstracts, vol. 22, no. 1, pp. 897-900, 2003.
[11]
L. Zhao and A. C. Cangellaris, "GT-PML: generalized theory of perfectly matched layers and its application to the reflectionless truncation of finite-difference time-domain grids," IEEE Transactions on Microwave Theory and Techniques, vol. 44, no. 12, part 2, pp. 2555-2563, 1996.
[12]
R. Matousek, M. Tichy, Z. Pohl, J. Kadlec, C. Softley, and N. Coleman, "Logarithmic number system and floating-point arithmetic on FPGA," in Proceedings of the 12th International Conference on Field-Programmable Logic and Applications (FPL '02), pp. 627-636, Madrid, Spain, August 2002.
[13]
G. A. Constantinides, P. Y. K. Cheung, and W. Luk, "Heuristic datapath allocation for multiple wordlength systems," in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '01), pp. 791-796, Munich, Germany, March 2001.
[14]
H. Fu, O. Mencer, and W. Luk, "Comparing floating-point and logarithmic number representations for reconfigurable acceleration," in Proceedings of the IEEE International Conference on Field Programmable Technology (FPT '06), pp. 337-340, Bangkok, Thailand, December 2006.
[15]
H. Fu, O. Mencer, and W. Luk, "Optimizing logarithmic arithmetic on FPGAs," in Proceedings of the 15th Annual IEEE Symposium on Field-Programme Custom Computing Machines (FCCM '07), pp. 163-172, Napa, Calif, USA, April 2007.
[16]
D.-U. Lee, A. A. Gaffar, O. Mencer, and W. Luk, "Optimizing hardware function evaluation," IEEE Transactions on Computers , vol. 54, no. 12, pp. 1520-1531, 2005.
[17]
J. Muller, Elementary Functions: Algorithms and Implementation , Birkhäuser, Secaucus, NJ, USA, 1997.
[18]
J. Claerbout, "Geophysical estimation by example: Environmental soundings image enhancement: Stanford Exploration Project," 1999, http://sepwww.stanford.edu/sep/prof/.
[19]
L. Ingber, "Adaptive Simulated Annealing (ASA) 25.15," 2004, http://www.ingber.com/.
[20]
J. Claerbout, "Basic Earth Imaging (BEI)," 2000, http:// sepwww.stanford.edu/sep/prof/.
[21]
Maxeler Technologies, http://www.maxeler.com/.

Cited By

View all
  • (2018)FPGA-based architecture to speed-up scientific computation in seismic applicationsInternational Journal of High Performance Systems Architecture10.1504/IJHPSA.2012.0509854:2(65-77)Online publication date: 13-Dec-2018
  • (2018)The Case for Polymorphic Registers in Dataflow ComputingInternational Journal of Parallel Programming10.1007/s10766-017-0494-146:6(1185-1219)Online publication date: 1-Dec-2018
  • (2015)Solving the Global Atmospheric Equations through Heterogeneous Reconfigurable PlatformsACM Transactions on Reconfigurable Technology and Systems10.1145/26295818:2(1-16)Online publication date: 25-Mar-2015
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image EURASIP Journal on Embedded Systems
EURASIP Journal on Embedded Systems  Volume 2009, Issue
FPGA supercomputing platforms, architectures, and techniques for accelerating computationally complex algorithms
January 2009
75 pages
ISSN:1687-3955
EISSN:1687-3963
Issue’s Table of Contents

Publisher

Hindawi Limited

London, United Kingdom

Publication History

Published: 01 January 2009
Accepted: 13 November 2008
Received: 31 July 2008

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)14
  • Downloads (Last 6 weeks)4
Reflects downloads up to 03 Oct 2024

Other Metrics

Citations

Cited By

View all
  • (2018)FPGA-based architecture to speed-up scientific computation in seismic applicationsInternational Journal of High Performance Systems Architecture10.1504/IJHPSA.2012.0509854:2(65-77)Online publication date: 13-Dec-2018
  • (2018)The Case for Polymorphic Registers in Dataflow ComputingInternational Journal of Parallel Programming10.1007/s10766-017-0494-146:6(1185-1219)Online publication date: 1-Dec-2018
  • (2015)Solving the Global Atmospheric Equations through Heterogeneous Reconfigurable PlatformsACM Transactions on Reconfigurable Technology and Systems10.1145/26295818:2(1-16)Online publication date: 25-Mar-2015
  • (2011)Hardware/software co-design for energy-efficient seismic modelingProceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis10.1145/2063384.2063482(1-12)Online publication date: 12-Nov-2011

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media