Abstract
No abstract available.
Cited By
- Gebregiorgis A, Du Nguyen H, Yu J, Bishnoi R, Taouil M, Catthoor F and Hamdioui S (2022). A Survey on Memory-centric Computer Architectures, ACM Journal on Emerging Technologies in Computing Systems, 18:4, (1-50), Online publication date: 31-Oct-2022.
- Yu J, Yan M, Khyzha A, Morrison A, Torrellas J and Fletcher C (2021). Speculative taint tracking (STT), Communications of the ACM, 64:12, (105-112), Online publication date: 1-Dec-2021.
- Christie D, Clark M and Schulte M (2021). What Made Us Stronger: An Inside Look Back at the History of AMD Microprocessor Development, IEEE Micro, 41:6, (29-36), Online publication date: 1-Nov-2021.
- Aşılıoğlu G, Jin Z, Köksal M, Javeri O and Önder S (2015). LaZy superscalar, ACM SIGARCH Computer Architecture News, 43:3S, (260-271), Online publication date: 4-Jan-2016.
- Aşılıoğlu G, Jin Z, Köksal M, Javeri O and Önder S LaZy superscalar Proceedings of the 42nd Annual International Symposium on Computer Architecture, (260-271)
- Jin Z, Aşilioğlu G and Önder S Mower Proceedings of the 29th ACM on International Conference on Supercomputing, (285-294)
- Dubey P, O'Brien K, O'Brien K and Barton C Single-program speculative multithreading (SPSM) architecture Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, (109-121)
- Farrens M, Tyson G and Pleszkun A A study of single-chip processor/cache organizations for large numbers of transistors Proceedings of the 21st annual international symposium on Computer architecture, (338-347)
- Farrens M, Tyson G and Pleszkun A (1994). A study of single-chip processor/cache organizations for large numbers of transistors, ACM SIGARCH Computer Architecture News, 22:2, (338-347), Online publication date: 1-Apr-1994.
Index Terms
- Superscalar multiprocessor design
Recommendations
Complexity-effective superscalar processors
ISCA '97: Proceedings of the 24th annual international symposium on Computer architectureThe performance tradeoff between hardware complexity and clock speed is studied. First, a generic superscalar pipeline is defined. Then the specific areas of register renaming, instruction window wakeup and selection logic, and operand bypassing are ...
Register renaming for x86 superscalar design
ICPADS '96: Proceedings of the 1996 International Conference on Parallel and Distributed SystemsRegister renaming eliminates storage conflicts for registers to allow more instruction level parallelism. This idea requires nontrivial implementation, however, especially when registers are accessible with different fields and data lengths. As a result,...