Systolic array
Abstract
References
Recommendations
Configurable Multi-directional Systolic Array Architecture for Convolutional Neural Networks
The systolic array architecture is one of the most popular choices for convolutional neural network hardware accelerators. The biggest advantage of the systolic array architecture is its simple and efficient design principle. Without complicated control ...
A Processor-Time-Minimal Systolic Array for Transitive Closure
Using a directed acyclic graph (DAG) model of algorithms, the authors focus on processor-time-minimal multiprocessor schedules: time-minimal multiprocessor schedules that use as few processors as possible. The Kung, Lo, and Lewis (KLL) algorithm for ...
A novel systolic array processor with dynamic dataflows
AbstractTo improve the performance of systolic array processors, this paper designs and implements a novel architecture which supports dynamic dataflows. First, we design three typical systolic array processors, including the output stationary,...
Highlights- This paper designs and implements a novel architecture which supports dynamic dataflows.
Comments
Information & Contributors
Information
Published In
![cover image DL Books](/cms/asset/1a9073e8-01ae-49f6-803f-b20465f8855f/1074100.cover.jpg)
Publisher
John Wiley and Sons Ltd.
United Kingdom
Publication History
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 663Total Downloads
- Downloads (Last 12 months)126
- Downloads (Last 6 weeks)24
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in