Physics-based compact modeling for nonclassical CMOS
Authors: 
V. P. Trivedi, G. Fossum, L. Mathew, M. M. Chowdhury, W. Zhang, G. O. Workman, B.-Y. NguyenAuthors Info & Claims
V. P. Trivedi, G. Fossum, L. Mathew, M. M. Chowdhury, W. Zhang, G. O. Workman, B.-Y. NguyenAuthors Info & ClaimsPages 211 - 216
Abstract
Physics-based compact modeling, as opposed to the conventional empirical approach, is emphasized for nanoscale nonclassical CMOS. UFDG, a physics-based compact model for generic double-gate MOSFETs with ultra-thin bodies, is overviewed, and its applications to double- and (multiple) independent-gate FinFET device and circuit design are demonstrated.
References
[1]
{1} D. Foty, "MOSFET modeling for circuit simulation," IEEE Circuits Devices Mag., vol. 14, pp. 26-31, July 1998.
[2]
{2} BSIM Manual, EECS Dept., Univ. California, Berkeley, 2001.
[3]
{3} PSP Documentation, http://pspmodel.ee.psu.edu
[4]
{4} J. G. Fossum, "A model too hot to handle?," IEEE Circuits Devices Mag., vol. 18, pp. 26-31, May 2002.
[5]
{5} L. Ge and J. G. Fossum, "Analytical modeling of quantization and volume inversion in thin Si-film doublegate MOSFETs," IEEE Trans. Electron Devices, vol. 49, pp. 287-294, Feb. 2002.
[6]
{6} V. P. Trivedi and J. G. Fossum, "Scaling fully depleted SOI CMOS," IEEE Trans. Electron Devices, vol. 50, pp. 2095-2103, Oct. 2003.
[7]
{7} B. Doris, et al., "Extreme scaling with ultra-thin Si channel MOSFETs," IEDM Tech. Dig., Dec. 2002, pp. 267-270.
[8]
{8} M. Jurczak, et al., "Silicon-On-Nothing (SON)-an innovative process for advanced CMOS," IEEE Trans. Electron Devices, vol. 47, pp. 2179-2187, Nov. 2000.
[9]
{9} D. Hisamoto, et al., "FinFET-A self--aligned doublegate MOSFET scalable to 20 nm," IEEE Trans. Electron Devices, vol. 47, pp. 2320-2325, Dec. 2000.
[10]
{10} L. Mathew, et al., "CMOS vertical multiple independent gate field effect transistor-MIGFET" IEEE Int. SOI Conf., 187-189, Oct. 2004.
[11]
{11} D. M. Fried, J. S. Duster, and K. T. Kronegay, "High-performance p-type independent-gate FinFETs," IEEE Electron Device Lett, pp. 199-201, Apr. 2004.
[12]
{12} E.-J. Yoon, et al., "Sub 30nm multi-bridge-channel MOSFET (MBCFET) with metal gate electrode for ultra high performance application," IEDM Tech. Dig., Dec. 2004, pp. 627-630.
[13]
{13} J. G. Fossum, et al., "A process/physics-based compact model for nonclassical CMOS device and circuit design," Solid-State Electron., vol. 48, pp. 919-926, June 2004.
[14]
{14} UFDG MOSFET Model User's Guide: SOI Group (http://www.soi.tec.ufl.edu), University of Florida, Gainesville, 2005.
[15]
{15} K. Kim and J. G. Fossum, "Double-gate CMOS: Symmetrical- versus asymmetrical-gate devices," IEEE Trans. Electron Devices, vol. 48, pp. 294-299, Feb. 2001.
[16]
{16} J. Kedzierski et al., "High-performance symmetricgate and CMOS compatible Vt asymmetric-gate FinFET devices," IEDM Tech. Dig., Dec. 2001, pp. 437-440.
[17]
{17} V. P. Trivedi, J. G. Fossum, and M. M. Chowdhury, "Nanoscale FinFETs with gate-source/drain underlap," IEEE Trans. Electron Devices, vol. 52, pp. 56-62, Aug. 2004.
[18]
{18} V. P. Trivedi, Physics and design of nonclassical nanoscale CMOS devices with ultra-thin bodies, Ph.D. Dissertation, Univ. Florida, Gainesville, April 2005.
[19]
{19} P. C. Yeh and J. G. Fossum, "Physical subthreshold MOSFET modeling applied to viable design of deep-submicrometer fully-depleted SOI low-voltage CMOS technology," IEEE Trans. Electron Devices, vol. 42, pp. 1605-1613, Sept. 1995.
[20]
{20} L. Ge, Physical modeling and analysis of carrier confinement and transport in silicon-on-insulator and double-gate CMOS devices and circuits, Ph.D. Dissertation, Univ. of Florida, Aug. 2002.
[21]
{21} L. Ge, J. G. Fossum, and B. Liu, "Physical compact modeling and analysis of velocity overshoot in extremely scaled CMOS devices and circuits," IEEE Trans. Electron Devices, vol. 48, pp. 2074-2080, Sept. 2001.
[22]
{22} K. Natori, "Ballistic metal-oxide-semiconductor field effect transistor," J. of Appl. Phys., vol. 76, pp. 4879- 4890, Oct. 1994.
[23]
{23} V. P. Trivedi, J. G. Fossum, and F. Gámiz, "A compact QM-based mobility model for nanoscale ultra-thin body CMOS devices" Tech. Digest Internat. Electron Devices Meeting, pp. 763-766, Dec. 2004.
[24]
{24} M.-H. Chiang, Process-based compact modeling and analysis of silicon-on-insulator CMOS devices and circuits, including double-gate MOSFETs, Ph. D. Dissertation, University of Florida, Gainesville, Aug. 2001.
[25]
{25} L. Mathew, et al., "Multiple Independent Gate Field Effect Transistor (MIGFET) - Multi-fin RF mixer architecture, three independent gates (MIGFET-T) operation and temperature characteristics," Proc. VLSI Tech. Symp., June 2005, pp. 200-201.
[26]
{26} W. Zhang, et al., "Physical insights regarding design and performance of independent-gate FinFETs," accepted for publication in IEEE Trans. Electron Devices, 2005.
[27]
{27} B. Doris, et al., "Device design consideration for ultrathin SOI MOSFETs," IEEE IEDM Tech. Dig., Dec. 2003, pp. 631-634.
[28]
{28} J. G. Fossum, et al., "Physical insights on design and modeling of nanoscale FinFETs," IEEE IEDM Tech. Dig., Dec. 2003, pp. 679-682.
[29]
{29} H.-K. Lim and J. G. Fossum, "Threshold voltage of thin-film silicon-on-insulator (SOI) MOSFETs," IEEE Trans. Electron Devices, vol. ED-30, pp. 1244- 1251, Oct. 1983.
[30]
{30} AMD, http://www.amd.com/us-en/assets/content_type/ white_papers_and_tech_docs/x86-64_wp.pdf
[31]
{31} Intel multi-core, http://www.intel.com/multi-core
- Physics-based compact modeling for nonclassical CMOS
Recommendations
Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling
DAC '03: Proceedings of the 40th annual Design Automation ConferenceDramatic increase of subthreshold, gate and reverse biased junction band-to-band-tunneling (BTBT) leakage in scaled devices, results in the drastic increase of total leakage power in a logic circuit. In this paper a methodology for accurate estimation ...
Physics-Based Compact Modeling of Successive Breakdown in Ultrathin Oxides
In this letter, we present a physics-based compact SPICE model to predict statistical time-dependent dielectric breakdown (TDDB) in nanoscale circuits. In our model, an increase in the gate leakage current (I<sub>G_B D</sub>) induced by TDDB is estimated ...
Technology and Modeling of Nonclassical Transistor Devices
This paper presents a comprehensive outlook for the current technology status and the prospective upcoming advancements. VLSI scaling trends and technology advancements in the context of sub-10-nm technologies are reviewed as well as the ...
Comments
Information & Contributors
Information
Published In
May 2005
1032 pages
ISBN:078039254X
Sponsors
Publisher
IEEE Computer Society
United States
Publication History
Published: 31 May 2005
Check for updates
Qualifiers
- Article
Acceptance Rates
Overall Acceptance Rate 457 of 1,762 submissions, 26%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 464Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 17 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in