Article

Free access

Buffer space optimisation with communication synthesis and traffic shaping for NoCs

Authors:

Sorin Manolache,

Petru Eles,

Zebo PengAuthors Info & Claims

DATE '06: Proceedings of the conference on Design, automation and test in Europe: Proceedings

Pages 718 - 723

Published: 06 March 2006 Publication History

PDF eReader

Abstract

This paper addresses communication optimisation for applications implemented on networks-on-chip. The mapping of data packets to network links and the timing of the release of the packets are critical for avoiding destination contention. This reduces the demand for communication buffers with obvious advantages in chip area and energy savings. We propose a buffer need analysis approach and a strategy for communication synthesis and packet release timing with minimum communication buffer demand that guarantees worst-case response times.

References

[1]

L. Benini and G. De Micheli. Networks on chips: a new SoC paradigm. IEEE Computer, 35(1):70--78, 2002.]]

Digital Library

Google Scholar

[2]

J. Dielissen, A. Radulescu, K. Goossens, and E. Rijpkema. Concepts and implementation of the Philips network-on-chip. In IP-Based SoC Design, 2003.]]

Google Scholar

[3]

F. Glover. Tabu search---Part I. ORSA J. Comput., 1989.]]

Digital Library

Google Scholar

[4]

J. Hu and R. Marculescu. Application specific buffer space allocation for networksonchip router design. In Proc. of the ICCAD, 2004.]]

Digital Library

Google Scholar

[5]

J. Hu and R. Marculescu. DyAD-Smart routing for Network-on-Chip. In Proc. of DAC, 2004.]]

Digital Library

Google Scholar

[6]

S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. öberg, K. Tiensyrjä, and A. Hemani. A network on chip architecture and design methodology. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI, April 2002.]]

Digital Library

Google Scholar

[7]

S. Manolache, P. Eles, and Z. Peng. Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC. In Proc. of DAC, 2005.]]

Digital Library

Google Scholar

[8]

J. C. Palencia Gutierrez and M. Gonzalez Harbour. Schedulability analysis for tasks with static and dynamic offsets. In Proc. of RTSS, 1998.]]

Digital Library

Google Scholar

[9]

K. Richter and R. Ernst. Event model interfaces for heterogeneous system analysis. In Proc. of DATE, 2002.]]

Digital Library

Google Scholar

[10]

T. Ye, L. Benini, and G. De Micheli. Analysis of power consumption on switch fabrics in network routers. In Proc. of DAC, 2002.]]

Digital Library

Google Scholar

Cited By

View all

Loureiro JRangarajan RNikolic BIndrusiak LTovar E(2019)Extensive Analysis of a Real-Time Dense Wired Sensor Network Based on Traffic ShapingACM Transactions on Cyber-Physical Systems10.1145/32308723:3(1-27)Online publication date: 20-Aug-2019
https://dl.acm.org/doi/10.1145/3230872
Kumar AKumar MMurali SKamakoti VBenini LDe Micheli G(2012)A buffer-sizing algorithm for network-on-chips with multiple voltage-frequency IslandsJournal of Electrical and Computer Engineering10.1155/2012/5372862012(5-5)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/537286
Gan JGruian FPop PMadsen J(2011)Energy/reliability trade-offs in fault-tolerant event-triggered distributed embedded systemsProceedings of the 16th Asia and South Pacific Design Automation Conference10.5555/1950815.1950955(731-736)Online publication date: 25-Jan-2011
https://dl.acm.org/doi/10.5555/1950815.1950955
Show More Cited By

Recommendations

An Efficient Switching Technique for NoCs with Reduced Buffer Requirements
ICPADS '08: Proceedings of the 2008 14th IEEE International Conference on Parallel and Distributed Systems

Networks on chip (NoCs) communicate the components located inside a chip. Overall system performance depends on NoC performance, that is affected by several factors. One of them is the network clock frequency, imposed by the critical path delay. Recent ...
Adaptive traffic shaping for multiplexed variable bit rate video traffic
Extending the Effective Throughput of NoCs With Distributed Shared-Buffer Routers

Router microarchitecture plays a central role in the performance of networks-on-chip (NoCs). Buffers are needed in routers to house incoming flits that cannot be immediately forwarded due to contention. This buffering can be done at the inputs or the ...

Comments

Information & Contributors

Information

Published In

DATE '06: Proceedings of the conference on Design, automation and test in Europe: Proceedings

March 2006

1390 pages

ISBN:3981080106

General Chair:
Georges Gielen
KU Leuven, BE

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 06 March 2006

Qualifiers

Article

Acceptance Rates

DATE '06 Paper Acceptance Rate 267 of 834 submissions, 32%;

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

13
Total Citations
View Citations
222
Total Downloads

Downloads (Last 12 months)28
Downloads (Last 6 weeks)10

Reflects downloads up to 13 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Loureiro JRangarajan RNikolic BIndrusiak LTovar E(2019)Extensive Analysis of a Real-Time Dense Wired Sensor Network Based on Traffic ShapingACM Transactions on Cyber-Physical Systems10.1145/32308723:3(1-27)Online publication date: 20-Aug-2019
https://dl.acm.org/doi/10.1145/3230872
Kumar AKumar MMurali SKamakoti VBenini LDe Micheli G(2012)A buffer-sizing algorithm for network-on-chips with multiple voltage-frequency IslandsJournal of Electrical and Computer Engineering10.1155/2012/5372862012(5-5)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/537286
Gan JGruian FPop PMadsen J(2011)Energy/reliability trade-offs in fault-tolerant event-triggered distributed embedded systemsProceedings of the 16th Asia and South Pacific Design Automation Conference10.5555/1950815.1950955(731-736)Online publication date: 25-Jan-2011
https://dl.acm.org/doi/10.5555/1950815.1950955
Kahng ALin BSamadi KRamanujam RScheffer LPhillips JHu A(2010)Efficient trace-driven metaheuristics for optimization of networks-on-chip configurationsProceedings of the International Conference on Computer-Aided Design10.5555/2133429.2133485(256-263)Online publication date: 7-Nov-2010
https://dl.acm.org/doi/10.5555/2133429.2133485
Tedesco LRosa TClermidy FCalazans NMoraes FMartino JAraújo GOrailoglu AKlein F(2010)Implementation and evaluation of a congestion aware routing algorithm for networks-on-chipProceedings of the 23rd symposium on Integrated circuits and system design10.1145/1854153.1854178(91-96)Online publication date: 6-Sep-2010
https://dl.acm.org/doi/10.1145/1854153.1854178
Kahng ALin BSamadi KRamanujam RSapatnekar S(2010)Trace-driven optimization of networks-on-chip configurationsProceedings of the 47th Design Automation Conference10.1145/1837274.1837384(437-442)Online publication date: 13-Jun-2010
https://dl.acm.org/doi/10.1145/1837274.1837384
Saraswat PPop PMadsen J(2009)Task migration for fault-tolerance in mixed-criticality embedded systemsACM SIGBED Review10.1145/1851340.18513486:3(1-5)Online publication date: 1-Oct-2009
https://dl.acm.org/doi/10.1145/1851340.1851348
Bogdan PMarculescu RRosenstiel WWakabayashi K(2009)Statistical physics approaches for network-on-chip traffic characterizationProceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis10.1145/1629435.1629498(461-470)Online publication date: 11-Oct-2009
https://dl.acm.org/doi/10.1145/1629435.1629498
Tedesco LClermidy FMoraes FRosenstiel WWakabayashi K(2009)A monitoring and adaptive routing mechanism for QoS traffic on mesh NoC architecturesProceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis10.1145/1629435.1629451(109-118)Online publication date: 11-Oct-2009
https://dl.acm.org/doi/10.1145/1629435.1629451
Tedesco LClermidy FMoraes FSaraiva IRibas RPlett C(2009)A path-load based adaptive routing algorithm for networks-on-chipProceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes10.1145/1601896.1601926(1-6)Online publication date: 31-Aug-2009
https://dl.acm.org/doi/10.1145/1601896.1601926
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

An Efficient Switching Technique for NoCs with Reduced Buffer Requirements

Adaptive traffic shaping for multiplexed variable bit rate video traffic

Extending the Effective Throughput of NoCs With Distributed Shared-Buffer Routers

Comments

Published In

Sponsors

Publisher

Publication History

Qualifiers

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

Abstract

References

Cited By

Recommendations

An Efficient Switching Technique for NoCs with Reduced Buffer Requirements

Adaptive traffic shaping for multiplexed variable bit rate video traffic

Extending the Effective Throughput of NoCs With Distributed Shared-Buffer Routers

Comments

Information

Published In

Sponsors

Publisher

Publication History

Qualifiers

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations