Skip header Section
Skip Bibliometrics Section
Transactional Memory (Synthesis Lectures on Computer Architecture)January 2007
- Authors:
- Jim Larus,
- Ravi Rajwar
Abstract
No abstract available.
Cited By
- Gudka K, Harris T and Eisenbach S Lock inference in the presence of large libraries Proceedings of the 26th European conference on Object-Oriented Programming, (308-332)
Sadowski C and Yi J Workshop on transitioning to multicore (TMC 2011) Proceedings of the compilation of the co-located workshops on DSM'11, TMC'11, AGERE! 2011, AOOPES'11, NEAT'11, & VMIL'11, (97-100)- Sadowski C and Yi J Workshop on transitioning to multicore Proceedings of the ACM international conference companion on Object oriented programming systems languages and applications companion, (323-324)
- Liu T and Berger E SHERIFF Proceedings of the 2011 ACM international conference on Object oriented programming systems languages and applications, (3-18)
- Liu T and Berger E (2011). SHERIFF, ACM SIGPLAN Notices, 46:10, (3-18), Online publication date: 18-Oct-2011.
- Butt S, Ganapathy V, Baliga A and Christodorescu M Monitoring data structures using hardware transactional memory Proceedings of the Second international conference on Runtime verification, (345-359)
- Yi J, Sadowski C and Flanagan C (2011). Cooperative reasoning for preemptive execution, ACM SIGPLAN Notices, 46:8, (147-156), Online publication date: 7-Sep-2011.
- Kulkarni M, Nguyen D, Prountzos D, Sui X and Pingali K Exploiting the commutativity lattice Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation, (542-555)
- Udupa A, Rajan K and Thies W ALTER Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation, (480-491)
- Kulkarni M, Nguyen D, Prountzos D, Sui X and Pingali K (2019). Exploiting the commutativity lattice, ACM SIGPLAN Notices, 46:6, (542-555), Online publication date: 4-Jun-2011.
- Udupa A, Rajan K and Thies W (2019). ALTER, ACM SIGPLAN Notices, 46:6, (480-491), Online publication date: 4-Jun-2011.
- Yi J, Sadowski C and Flanagan C Cooperative reasoning for preemptive execution Proceedings of the 16th ACM symposium on Principles and practice of parallel programming, (147-156)
- Bocchino R, Heumann S, Honarmand N, Adve S, Adve V, Welc A and Shpeisman T Safe nondeterminism in a deterministic-by-default parallel language Proceedings of the 38th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages, (535-548)
- Bocchino R, Heumann S, Honarmand N, Adve S, Adve V, Welc A and Shpeisman T (2011). Safe nondeterminism in a deterministic-by-default parallel language, ACM SIGPLAN Notices, 46:1, (535-548), Online publication date: 26-Jan-2011.
- Tabba F (2010). Adding concurrency in python using a commercial processor's hardware transactional memory support, ACM SIGARCH Computer Architecture News, 38:5, (12-19), Online publication date: 29-Dec-2011.
- Graefe G (2010). A survey of B-tree locking techniques, ACM Transactions on Database Systems (TODS), 35:3, (1-26), Online publication date: 1-Jul-2010.
- Vechev M Computer-aided construction of concurrent systems Proceedings of the 11th International Conference on Computer Systems and Technologies and Workshop for PhD Students in Computing on International Conference on Computer Systems and Technologies, (19-24)
- Wong M, Klemm M, Duran A, Mattson T, Haab G, de Supinski B and Churbanov A Towards an error model for OpenMP Proceedings of the 6th international conference on Beyond Loop Level Parallelism in OpenMP: accelerators, Tasking and more, (70-82)
- Wong M, Bihari B, de Supinski B, Wu P, Michael M, Liu Y and Chen W A case for including transactions in OpenMP Proceedings of the 6th international conference on Beyond Loop Level Parallelism in OpenMP: accelerators, Tasking and more, (149-160)
- Guerraoui R, Henzinger T, Kapalka M and Singh V Transactions in the jungle Proceedings of the twenty-second annual ACM symposium on Parallelism in algorithms and architectures, (263-272)
- Trachsel O and Gross T Variant-based competitive parallel execution of sequential programs Proceedings of the 7th ACM international conference on Computing frontiers, (197-206)
- Dalessandro L, Spear M and Scott M (2010). NOrec, ACM SIGPLAN Notices, 45:5, (67-78), Online publication date: 1-May-2010.
- Zyulkyarov F, Harris T, Unsal O, Cristal A and Valero M (2010). Debugging programs that use atomic blocks and transactional memory, ACM SIGPLAN Notices, 45:5, (57-66), Online publication date: 1-May-2010.
- Raman A, Kim H, Mason T, Jablin T and August D Speculative parallelization using software multi-threaded transactions Proceedings of the fifteenth International Conference on Architectural support for programming languages and operating systems, (65-76)
- Raman A, Kim H, Mason T, Jablin T and August D (2010). Speculative parallelization using software multi-threaded transactions, ACM SIGPLAN Notices, 45:3, (65-76), Online publication date: 5-Mar-2010.
- Raman A, Kim H, Mason T, Jablin T and August D (2010). Speculative parallelization using software multi-threaded transactions, ACM SIGARCH Computer Architecture News, 38:1, (65-76), Online publication date: 5-Mar-2010.
- Guerraoui R, Henzinger T and Singh V (2010). Model checking transactional memories, Distributed Computing, 22:3, (129-145), Online publication date: 1-Mar-2010.
- Ferri C, Wood S, Moreshet T, Bahar I and Herlihy M Energy and throughput efficient transactional memory for embedded multicore systems Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers, (50-65)
- Dalessandro L, Spear M and Scott M NOrec Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, (67-78)
- Zyulkyarov F, Harris T, Unsal O, Cristal A and Valero M Debugging programs that use atomic blocks and transactional memory Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, (57-66)
- Brecknell M and Roe P Modular transactional memory Proceedings of the Thirty-Third Australasian Conferenc on Computer Science - Volume 102, (13-22)
- Mahr P, Heine A and Bobda C On-chip transactional memory system for FPGAs using TCC model Proceedings of the 6th FPGAworld Conference, (39-43)
- Kulkarni M, Pingali K, Walter B, Ramanarayanan G, Bala K and Chew L (2009). Optimistic parallelism requires abstractions, Communications of the ACM, 52:9, (89-97), Online publication date: 1-Sep-2009.
- Tabba F, Moir M, Goodman J, Hay A and Wang C NZTM Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures, (204-213)
- Graefe G (2009). The five-minute rule 20 years later (and how flash memory changes the rules), Communications of the ACM, 52:7, (48-59), Online publication date: 1-Jul-2009.
- Firoozshahian A, Solomatnikov A, Shacham O, Asgar Z, Richardson S, Kozyrakis C and Horowitz M A memory system design framework Proceedings of the 36th annual international symposium on Computer architecture, (406-417)
- Firoozshahian A, Solomatnikov A, Shacham O, Asgar Z, Richardson S, Kozyrakis C and Horowitz M (2009). A memory system design framework, ACM SIGARCH Computer Architecture News, 37:3, (406-417), Online publication date: 15-Jun-2009.
- Birgisson A, Dhawan M, Erlingsson Ú, Ganapathy V and Iftode L Enforcing authorization policies using transactional memory introspection Proceedings of the 15th ACM conference on Computer and communications security, (223-234)
- Harris T, Marlow S, Jones S and Herlihy M (2008). Composable memory transactions, Communications of the ACM, 51:8, (91-100), Online publication date: 1-Aug-2008.
- Graefe G (2008). The Five-Minute Rule 20 Years Later: and How Flash Memory Changes the Rules, Queue, 6:4, (40-52), Online publication date: 1-Jul-2008.
- Shriraman A, Dwarkadas S and Scott M Flexible Decoupled Transactional Memory Support Proceedings of the 35th Annual International Symposium on Computer Architecture, (139-150)
- Guerraoui R, Henzinger T, Jobstmann B and Singh V Model checking transactional memories Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation, (372-382)
- Shriraman A, Dwarkadas S and Scott M (2008). Flexible Decoupled Transactional Memory Support, ACM SIGARCH Computer Architecture News, 36:3, (139-150), Online publication date: 1-Jun-2008.
- Spear M, Michael M and von Praun C RingSTM Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, (275-284)
- Kulkarni M, Carribault P, Pingali K, Ramanarayanan G, Walter B, Bala K and Chew L Scheduling strategies for optimistic parallel execution of irregular programs Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, (217-228)
- Shen K, Zhang A, Kelly T and Stewart C Operational analysis of processor speed scaling Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, (179-181)
- On the Deterministic Multi-threaded Software Synthesis from Polychronous Specifications Proceedings of the Sixth ACM/IEEE International Conference on Formal Methods and Models for Co-Design, (129-138)
- Guerraoui R, Henzinger T, Jobstmann B and Singh V (2008). Model checking transactional memories, ACM SIGPLAN Notices, 43:6, (372-382), Online publication date: 30-May-2008.
- Spear M, Marathe V, Dalessandro L and Scott M Privatization techniques for software transactional memory Proceedings of the twenty-sixth annual ACM symposium on Principles of distributed computing, (338-339)
- Graefe G The five-minute rule twenty years later, and how flash memory changes the rules Proceedings of the 3rd international workshop on Data management on new hardware, (1-9)
- Elmas T, Qadeer S and Tasiran S Goldilocks Proceedings of the 28th ACM SIGPLAN Conference on Programming Language Design and Implementation, (245-255)
- Elmas T, Qadeer S and Tasiran S (2007). Goldilocks, ACM SIGPLAN Notices, 42:6, (245-255), Online publication date: 10-Jun-2007.
- Shriraman A, Spear M, Hossain H, Marathe V, Dwarkadas S and Scott M (2019). An integrated hardware-software approach to flexible transactional memory, ACM SIGARCH Computer Architecture News, 35:2, (104-115), Online publication date: 9-Jun-2007.
- Shriraman A, Spear M, Hossain H, Marathe V, Dwarkadas S and Scott M An integrated hardware-software approach to flexible transactional memory Proceedings of the 34th annual international symposium on Computer architecture, (104-115)
Recommendations
Transactional memory: from semantics to silicon
IWMSE '08: Proceedings of the 1st international workshop on Multicore software engineeringMulti-core architectures bring parallel programming into the mainstream. Parallel programming poses many new challenges to the developer, one of which is synchronizing concurrent access to shared memory by multiple threads. Programmers have ...
Unbounded page-based transactional memory
Proceedings of the 2006 ASPLOS ConferenceExploiting thread level parallelism is paramount in the multicore era. Transactions enable programmers to expose such parallelism by greatly simplifying the multi-threaded programming model. Virtualized transactions (unbounded in space and time) are ...