- Author:
- Joseph Heinrich
No abstract available.
Cited By
- Srbljic S, Vranesic Z, Stumm M and Budin L (1997). Analytical Prediction of Performance for Cache Coherence Protocols, IEEE Transactions on Computers, 46:11, (1155-1173), Online publication date: 1-Nov-1997.
- Cekleov M and Dubois M (1997). Virtual-Address Caches, Part 2, IEEE Micro, 17:6, (69-74), Online publication date: 1-Nov-1997.
- Cekleov M and Dubois M (1997). Virtual-Address Caches Part 1, IEEE Micro, 17:5, (64-71), Online publication date: 1-Sep-1997.
Hamblen J, Owen H, Yalamanchili S and Dao B Using rapid prototyping in computer architecture design laboratories Proceedings of the 1996 workshop on Computer architecture education, (4-es)- Hsu Y, Wu C and Liu Y (1995). Efficient Stack Simulation for Set-Associative Virtual Address Caches With Real Tags, IEEE Transactions on Computers, 44:5, (719-723), Online publication date: 1-May-1995.
- Laudon J, Gupta A and Horowitz M (1994). Interleaving, ACM SIGPLAN Notices, 29:11, (308-318), Online publication date: 1-Nov-1994.
- Laudon J, Gupta A and Horowitz M Interleaving Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, (308-318)
- Laudon J, Gupta A and Horowitz M (1994). Interleaving, ACM SIGOPS Operating Systems Review, 28:5, (308-318), Online publication date: 1-Dec-1994.
Index Terms
- MIPS R4000 user's manual
Recommendations
The Mips R4000 Processor
The R4000, a highly integrated, 64-b RISC microprocessor that provides a simple solution to the increasing demands on the size of address space while maintaining full compatibility with previous Mips processors, is described. The microprocessor's on-...
A design of EPIC type processor based on MIPS architecture
AbstractThis paper proposes an EPIC (Explicitly Parallel Instruction Computing Architecture) type processor based on MIPS. VLIW processors can execute multiple instructions simultaneously, but due to dependency of instructions, it is often impossible to ...
The MIPS R10000 Superscalar Microprocessor
The Mips R10000 is a dynamic superscalar microprocessor that implements the 64-bit Mips-4 Instruction Set Architecture. It fetches and decodes four instructions per cycle and dynamically issues them to five fully pipelined low-latency execution units. ...