Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/1770532.1770552guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

A systemC/TLM semantics in PROMELA and its possible applications

Published: 01 July 2007 Publication History

Abstract

SystemC has become a de facto standard for the modeling of systems-on-a-chip, at various levels of abstraction, including the so-called transaction level (TL). Verifying properties of a TL model requires that SystemC be translated into some formally defined language for which there exist verification back-ends. Since SystemC has no formal semantics, this includes a careful encoding of the SystemC scheduler, which has both synchronous and asynchronous features, and a notion of time. In a previous work, we presented a complete chain from SystemC to a synchronous formalism and its associated verification tools. In this paper, we describe the encoding of the SystemC scheduler into an asynchronous formalism, namely Promela (the input language for Spin). We comment on the possible uses for this new encoding.

References

[1]
Benveniste, A., le Guernic, P., Jacquemot, C.: Synchronous programming with events and relations: the Signal language and its semantics. Technical Report 459, IRISA, Rennes, France (1989).
[2]
Berry, G.: The foundations of Esterel. In: Plotkin, G., Stirling, C., Tofte, M. (eds.): Proof, Language and Interaction: Essays in Honour of Robin Milner (2000).
[3]
Bosnacki, D., Dams, D.: Discrete-time Promela and Spin. In: Ravn, A.P., Rischel, H. (eds.) FTRTFT 1998. LNCS, vol. 1486, pp. 307-310. Springer, Heidelberg (1998).
[4]
Bozga, M., Graf, S., Ober, I., Ober, I., Sifakis, J.: The IF toolset. In: 4th International School on Formal Methods for the Design of Computer, Communication and Software Systems: Real Time, SFM-04:RT, Bologna, September 2004. LNCS Tutorials, Springer, Heidelberg (2004).
[5]
Drechsler, R., Große, D.: CheckSyC: An Efficient Property Checker for RTL SystemC Designs. ISCAS 4, 4167-4170 (2005).
[6]
Feiler, P.: Architecture Analysis & Design Language (AADL). Technical Report AS5506, SAE International (2004).
[7]
Ghenassia, F. (ed.): Transaction Level Modeling with SystemC, TLM Concepts and Applications for Embedded Systems. Springer, Heidelberg (2005).
[8]
Halbwachs, N., Lagnier, F., Ratel, C.: Programming and verifying critical systems by means of the synchronous data-flow programming language LUSTRE. IEEE Transactions on Software Engineering, Special Issue on the Specification and Analysis of Real-Time Systems September 1992 (1992).
[9]
Hoffmann, D., Gerlach, J., Ruf, J., Kropf, T., Mueller, W., Rosenstiehl, W.: The Simulation Semantics of SystemC. In: DATE, pp. 64-70 (2001).
[10]
Holzmann, G.J.: The SPIN Model Checker: Primer and Reference Manual. Addison-Wesley Professional, London (2004).
[11]
Kroening, D., Sharygina, N.: Formal Verification of SystemC by Automatic Hardware/ Software Partitioning. In: MEMOCODE 2005, pp. 101-110 (2005).
[12]
Larsen, K.G., Pettersson, P., Yi, W.: UPPAAL in a Nutshell. Int. Journal on Software Tools for Technology Transfer 1(1-2), 134-152 (1997).
[13]
McMillan, K.L.: The SMV system (November 06, 1992).
[14]
Moy, M.: Techniques and Tools for the Verification of Systems-on-a-Chip at the Transaction Level. PhD thesis, INPG, Grenoble, France (December 2005).
[15]
Moy, M., Maraninchi, F., Maillet-Contoz, L.: Pinapa: An extraction tool for SystemC descriptions of systems-on-a-chip. In: EMSOFT (September 2005).
[16]
Moy, M., Maraninchi, F., Maillet-Contoz, L.: LusSy: an open Tool for the Analysis of Systems-on-a-Chip at the Transaction Level. Design Automation for Embedded Systems 10(2-3), 73-104 (2006).
[17]
Open SystemC Initiative. IEEE 1666: SystemC Language Reference Manual (2005) www.systemc.org
[18]
Salem, A.: Formal Semantics of Synchronous SystemC. DATE 1, 10376-10381 (2003).
[19]
Talpin, J.-P., Le Guernic, P., Shukla, S., Gupta, R.: Compositional behavioral modeling of embedded systems and conformance checking. International Journal on Parallel processing, special issue on testing of embedded systems (2005).

Cited By

View all
  • (2016)Compiled Symbolic Simulation for SystemC2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1145/2966986.2967016(1-8)Online publication date: 7-Nov-2016
  • (2016)SMT-based Bounded Model Checking for Cooperative Software with a Deterministic Scheduler6th International Workshop on Structured Object-Oriented Formal Language and Method - Volume 1018910.1007/978-3-319-57708-1_11(181-200)Online publication date: 15-Nov-2016
  • (2015)May-happen-in-parallel analysis of ESL models using UPPAAL model checkingProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2757174(1567-1570)Online publication date: 9-Mar-2015
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings
Proceedings of the 14th international SPIN conference on Model checking software
July 2007
284 pages
ISBN:9783540733690
  • Editors:
  • Dragan Bošnački,
  • Stefan Edelkamp

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 01 July 2007

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 26 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2016)Compiled Symbolic Simulation for SystemC2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1145/2966986.2967016(1-8)Online publication date: 7-Nov-2016
  • (2016)SMT-based Bounded Model Checking for Cooperative Software with a Deterministic Scheduler6th International Workshop on Structured Object-Oriented Formal Language and Method - Volume 1018910.1007/978-3-319-57708-1_11(181-200)Online publication date: 15-Nov-2016
  • (2015)May-happen-in-parallel analysis of ESL models using UPPAAL model checkingProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2757174(1567-1570)Online publication date: 9-Mar-2015
  • (2013)Verifying SystemC using an intermediate verification language and symbolic simulationProceedings of the 50th Annual Design Automation Conference10.1145/2463209.2488877(1-6)Online publication date: 29-May-2013
  • (2013)A HW/SW co-verification framework for SystemCACM Transactions on Embedded Computing Systems10.1145/2435227.243525712:1s(1-23)Online publication date: 29-Mar-2013
  • (2012)Facilitating the design of fault tolerance in transaction level systemc programsProceedings of the 13th international conference on Distributed Computing and Networking10.1007/978-3-642-25959-3_7(91-105)Online publication date: 3-Jan-2012
  • (2011)Formal Analysis of SystemC Designs in Process AlgebraFundamenta Informaticae10.5555/2351788.2351790107:1(19-42)Online publication date: 1-Jan-2011
  • (2011)An analytic evaluation of SystemC encodings in PromelaProceedings of the 18th international SPIN conference on Model checking software10.5555/2032692.2032703(90-107)Online publication date: 14-Jul-2011
  • (2011)KRATOSProceedings of the 23rd international conference on Computer aided verification10.5555/2032305.2032329(310-316)Online publication date: 14-Jul-2011
  • (2011)Boosting lazy abstraction for systemc with partial order reductionProceedings of the 17th international conference on Tools and algorithms for the construction and analysis of systems: part of the joint European conferences on theory and practice of software10.5555/1987389.1987430(341-356)Online publication date: 26-Mar-2011
  • Show More Cited By

View Options

View options

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media