An optimal design method for de-synchronous circuit based on control graph
Abstract
References
Recommendations
An Optimal Design Method for De-synchronous Circuit Based on Control Graph
Advanced Parallel Processing TechnologiesAbstractDe-synchronous is a very useful method to design asynchronous circuit automatically from synchronous description of circuits. This paper introduces an optimal design method based on Control Graph which is an abstract model of the de-synchronous ...
Clock-delayed domino for dynamic circuit design
Clock-delayed (CD) domino is a self-timed dynamic logic family developed to provide single-rail gates with inverting or noninverting outputs. CD domino is a complete logic family and is as easy to design with as static CMOS circuits from a logic design ...
Extended sequential logic for synchronous circuit optimization and its applications
In this paper, we present a new approach for the extension of sequential logic functionality of D flip-flop in order to perform an additional Boolean function simultaneously along with its usual bit-storage function. We show that a combinational ...
Comments
Information & Contributors
Information
Published In
Sponsors
- CCF: China Computer Federation
In-Cooperation
- TCPP of the Institute for Electrical and Electronics Engineers
Publisher
Springer-Verlag
Berlin, Heidelberg
Publication History
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 1Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in