Cited By
View all- Bilavarn SKhan JBelleudy CBhatti M(2016)Effectiveness of power strategies for video applicationsJournal of Real-Time Image Processing10.1007/s11554-013-0394-612:1(123-132)Online publication date: 1-Jun-2016
Handling dynamic frequency changes in statically scheduled cycle-accurate simulation
Pages 407 - 412
Abstract
Although high level simulation models are being increasingly used for digital electronic system validation, cycle accuracy is still required in some cases, such as hardware protocol validation or accurate power/energy estimation. Cycle-accurate simulation is however slow and acceleration approaches make the assumption of a single constant clock, which is not true anymore with the generalization of dynamic voltage and frequency scaling techniques. Fast cycle-accurate simulators supporting several clocks whose frequencies can change at run time are thus needed. This paper presents two algorithms we designed for this purpose and details their properties and implementations.
References
[1]
Soclib project. http://soclib.lip6.fr.
[2]
A. Abril, H. Mehrez, F. Pétrot, J. Gobert, and C. Miro. Energy estimation and optimization in architectural descriptions of complex embedded systems. In Proceedings of SPIE, VLSI Circuits and Systems II, volume 5837, pages 456--466, 2005.
[3]
E. Beigne, F. Clermidy, S. Miermont, and P. Vivet. Dynamic voltage and frequency scaling architecture for units integration within a GALS NoC. In Proceeding of the International Symposium on Networks-on-Chip, pages 129--138, 2008.
[4]
R. Buchmann, F. Pétrot, and A. Greiner. Fast cycle accurate simulator to simulate event-driven behavior. In ICEEC '04, pages 35--38, 2004.
[5]
M. Gligor, N. Fournel, and F. Pétrot. Adaptive Dynamic Voltage and Frequency Scaling Algorithm for Symmetric Multiprocessor Architecture. In Proceedings of the 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, pages 613--616, 2009.
[6]
C. Hansen. Hardware logic simulation by compilation. In DAC '88: Proceedings of the 25th ACM/IEEE Design Automation Conference, pages 712--716. IEEE Computer Society Press, 1988.
[7]
G. Jennings. A case against event-driven simulation for digital system design. In Proceedings of the 24th annual symposium on Simulation, pages 170--176. IEEE Computer Society Press, 1991.
[8]
G. Palermo and C. Silvano. PIRATE: A framework for power/performance exploration of network-on-chip architectures. In Proceedings of PATMOS, pages 521--531. Springer, 2004.
[9]
F. Pétrot, D. Hommais, and A. Greiner. A simulation environment for core based embedded systems. In Proc. of the 30th Int. Simulation Symp., pages 86--91, Atlanta, Georgia, Apr. 1997.
[10]
T. Šimunić, L. Benini, and G. De Micheli. Cycle-accurate simulation of energy consumption in embedded systems. In Proceedings of the 36th annual ACM/IEEE Design Automation Conference, pages 867--872. ACM, 1999.
[11]
L.-T. Wang, N. E. Hoover, E. H. Porter, and J. J. Zasio. SSIM: a software levelized compiled-code simulator. In DAC '87: Proceedings of the 24th ACM/IEEE Design Automation Conference, pages 2--8. ACM, 1987.
[12]
Z. Wang and P. M. Maurer. LECSIM: a levelized event driven compiled logic simulation. In DAC '90: Proceedings of the 27th ACM/IEEE Design Automation Conference, pages 491--496. ACM, 1990.
Recommendations
Rethinking cycle accurate DRAM simulation
MEMSYS '19: Proceedings of the International Symposium on Memory SystemsCycle accurate DRAM simulations have been the dominating architecture simulation model for DRAM for a long time. Although accurate, its poor simulation speed has not improved for years while a lot of other architecture simulators such as CPU and cache ...
Improving processor hardware compiled cycle accurate simulation using program abstraction
SIMUTools '14: Proceedings of the 7th International ICST Conference on Simulation Tools and TechniquesVerification is an important step in the development of real-time embedded systems. The validation of a real-time system uses a timing accurate simulator and, when the actual binary code is used, a cycle accurate simulator (CAS). However, a CAS is slow ...
Fast and accurate DRAM simulation: can we further accelerate it?
DATE '20: Proceedings of the 23rd Conference on Design, Automation and Test in EuropeThe simulation of Dynamic Random Access Memories (DRAMs) in a system context requires highly accurate models due to the complex timing and power behavior of DRAMs. However, cycle accurate DRAM models often become the bottleneck regarding the overall ...
Comments
Information & Contributors
Information
Published In
January 2011
841 pages
ISBN:9781424475162
Sponsors
- IEEE
- IPSJ
- SIGDA: ACM Special Interest Group on Design Automation
- IEICE ESS: Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society
- IEICE
Publisher
IEEE Press
Publication History
Published: 25 January 2011
Check for updates
Qualifiers
- Research-article
Conference
ASPDAC '11
Sponsor:
- SIGDA
- IEICE ESS
ASPDAC '11: 16th Asia and South Pacific Design Automation Conference
January 25 - 28, 2011
Yokohama, Japan
Acceptance Rates
Overall Acceptance Rate 466 of 1,454 submissions, 32%
Upcoming Conference
ASPDAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 54Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 12 Nov 2024
Other Metrics
Citations
Cited By
View all- Bilavarn SKhan JBelleudy CBhatti M(2016)Effectiveness of power strategies for video applicationsJournal of Real-Time Image Processing10.1007/s11554-013-0394-612:1(123-132)Online publication date: 1-Jun-2016
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in