Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/224270.224274acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free access

A formal approach for the optimization of heterogeneous multiprocessors for complex image processing schemes

Published: 01 December 1995 Publication History
First page of PDF

References

[1]
W. Rosenstiel, H. Krgmer, "Scheduling and Assignment in High Level Synthesis", in High Level VLSI Synthesis, R. Composano, W. Wolf, editors, Kluwer Academic Publishers, pp. 355-382, 1991.
[2]
S.Y. Kung, S.N. Jean, "A VLSI Array Compiler System (VACS) for Array Design", R.W. Brodersen, H.S. Moscovitz, editors, VLSI Signal Processing III, Chapter 45, pp. 495 - 508, IEEE Press, New York, 1988.
[3]
J. Rabbaey, H. de Man, J. Vanhoof, G. Goosens, F. Cathoor, "CATHEDRAL II: A Synthesis System for Multiprocessor DSP Systems", in Silicon Compilation, Addison-Wesley, pp. 311-360, 1988.
[4]
J. Vanhoof, I. Bolsens, G. Goosens, H. de Man, K. Rompaey, "High level synthesis for real-time digital signal processing", Kluwer Academic Press, 1993.
[5]
A. Bachmann, M. SchSbinger, L. Thiele, "Synthesis for Domain-Specific Multiprocessor Systems including Memory Design", L.D.J. Eggermont, P. Dewilde, E. Depettre, J. van Meerbergen, editors, VLSI Signal Processing VI, Part 3, pp. 417-425, IEEE Press, New York, 1993.
[6]
S. Prakash, A.C. Parker, "Synthesis of Application Specific Heterogeneous Multiprocessor Systems", Journal of Parallel and Distributed Computing, no. 16, pp. 338 - 351, December 1992.
[7]
CCITT Study Group XV: Recommendation H.261, "Video Codec for Audiovisual Services at p x 64 kbit/s, Report R37, Geneva, July 1990.

Cited By

View all
  • (2010)Optimal synthesis of latency and throughput constrained pipelined MPSoCs targeting streaming applicationsProceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis10.1145/1878961.1878978(75-84)Online publication date: 24-Oct-2010
  • (2010)Rapid design space exploration of application specific heterogeneous pipelined multiprocessor systemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2010.206135329:11(1777-1789)Online publication date: 1-Nov-2010
  • (2010)Modern development methods and tools for embedded reconfigurable systemsIntegration, the VLSI Journal10.1016/j.vlsi.2009.06.00243:1(1-33)Online publication date: 1-Jan-2010
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
EURO-DAC '95/EURO-VHDL '95: Proceedings of the conference on European design automation
December 1995
640 pages
ISBN:0818671564

Sponsors

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 December 1995

Check for updates

Qualifiers

  • Article

Conference

EuroDAC95
Sponsor:
EuroDAC95: European Design Automation Conference
September 18 - 22, 1995
Brighton, England

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)32
  • Downloads (Last 6 weeks)8
Reflects downloads up to 12 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2010)Optimal synthesis of latency and throughput constrained pipelined MPSoCs targeting streaming applicationsProceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis10.1145/1878961.1878978(75-84)Online publication date: 24-Oct-2010
  • (2010)Rapid design space exploration of application specific heterogeneous pipelined multiprocessor systemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2010.206135329:11(1777-1789)Online publication date: 1-Nov-2010
  • (2010)Modern development methods and tools for embedded reconfigurable systemsIntegration, the VLSI Journal10.1016/j.vlsi.2009.06.00243:1(1-33)Online publication date: 1-Jan-2010
  • (2009)A design flow for application specific heterogeneous pipelined multiprocessor systemsProceedings of the 46th Annual Design Automation Conference10.1145/1629911.1629979(250-253)Online publication date: 26-Jul-2009
  • (2008)Synthesis of heterogeneous pipelined multiprocessor systems using ILPProceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis10.1145/1450135.1450137(1-6)Online publication date: 19-Oct-2008
  • (2008)Quality-driven model-based architecture synthesis for real-time embedded SoCsJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2007.09.00154:3-4(349-368)Online publication date: 1-Mar-2008
  • (2007)Mapping and performance evaluation for heterogeneous MP-SoCs via packingProceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation10.5555/1776200.1776219(117-126)Online publication date: 16-Jul-2007
  • (1999)MOCSYNProceedings of the conference on Design, automation and test in Europe10.1145/307418.307502(55-es)Online publication date: 1-Jan-1999

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media