Article

Free access

Substrate noise influence on circuit performance in variable threshold-voltage scheme

Authors:

Takayasu SakuraiAuthors Info & Claims

ISLPED '96: Proceedings of the 1996 international symposium on Low power electronics and design

Pages 309 - 312

Published: 12 August 1996 Publication History

PDF eReader

References

[1]

S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "I-V power supply highspeed digital circuit technology with multithresholdvoltage CMOS," 1EEE J. Solid-State Circuits, vol. 30, no. 8, pp. 847-854, Aug. 1995.

Crossref

Google Scholar

[2]

T. Kuroda and T. Sakurai, "Threshold-voltage control schemes through substrate-bias for low-power highspeed CMOS LSI design," to be published in Kluwer J. of VLSI Signal Processing, special issues on technologies for wireless computing, 1996.

Digital Library

Google Scholar

[3]

T. Kuroda, T. Fujita, S. Mira, T. Nagamatu, S. Yoshioka, F. Sano, M. Norishima, M. Murota, M. Kako, M. Kinugawa, M. Kakumu and T. Sakurai, "A 0.9V 150MHz 10roW 4ram2 2-D discrete cosine transform core processor with variable-thresholdvoltage scheme," in 1SSCC Dig. of Tech. Papers, pp. 166-167, Feb. 1996.

Google Scholar

[4]

T. Kuroda, T. Fujita, T. Nagamatu, S. Yoshioka, T. Sei, K. Matsuo, Y. Hamura, T. Mori, M. Murota, M. Kakumu and T. Sakurai, "A high-speed low-power 0.3~m CMOS gate array with variable hreshold voltage (VT) scheme," in Proc. of CICC'96, pp. 53- 56, May 1996.

Google Scholar

[5]

M. Matsui, H. Hara, K. Seta, Y. Uetani, L. S. Kim, T. Nagamatsu, T. Shimazawa, S. Mira, G. Otomo, T. Oto, Y. Watanabe, F. Sano, A. Chiba, K. Matsuda and T. Sakurai, "200MHz video compression macrocells using low-swing differential logic," in ISSCC Dig. of Tech. Papers, pp. 76-77, Feb. 1994.

Google Scholar

Cited By

View all

Yasuda THosokawa KYasuura H(2003)A low power CMOS circuit with Variable Souce Scheme (VSCMOS)Proceedings of the 2003 Asia and South Pacific Design Automation Conference10.1145/1119772.1119852(404-407)Online publication date: 21-Jan-2003
https://dl.acm.org/doi/10.1145/1119772.1119852
Sakurai TKawaguchi HKuroda TBarton BPedram MChandrakasan AKiaei S(1997)Low-power CMOS design through VTH control and low-swing circuitsProceedings of the 1997 international symposium on Low power electronics and design10.1145/263272.263273(1-6)Online publication date: 1-Aug-1997
https://dl.acm.org/doi/10.1145/263272.263273

Index Terms

Substrate noise influence on circuit performance in variable threshold-voltage scheme
1. Hardware

Recommendations

Threshold voltage degradation under high Vgs and low Vds on 200V SOI power devices

The hot-carrier degradation behavior of the 200V lateral insulated gate bipolar transistor and lateral diffused MOS transistor both on SOI substrates (SOI-LIGBT and SOI-LDMOS) under high Vgs and low Vds is experimentally investigated. It is shown that ...
NBTI related time-dependent variability of mobility and threshold voltage in pMOSFETs and their impact on circuit performance

Threshold voltage (V"T) and mobility (@m) shifts due to process related variability and Negative Bias Temperature Instability are experimentally characterized in pMOSFETs. A simulation technique to include the time-dependent variabilities of V"T and @m ...
Process-variation- and random-dopants-induced threshold voltage fluctuations in nanoscale planar MOSFET and bulk FinFET devices

Impact of the intrinsic fluctuations on device characteristics, such as the threshold voltage (V"t"h) fluctuation is crucial in determining the behavior of nanoscale semiconductor devices. In this paper, the dependency of process-variation and random-...

Comments

Information & Contributors

Information

Published In

ISLPED '96: Proceedings of the 1996 international symposium on Low power electronics and design

August 1996

390 pages

ISBN:0780335716

Publisher

IEEE Press

Publication History

Published: 12 August 1996

Check for updates

Qualifiers

Article

Conference

ISLPED96

Sponsor:

SIGDA
IEEE-SSCS
IEEE-CAS

ISLPED96: 1996 International Symposium on Low Power Electronics & Design

August 12 - 14, 1996

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
300
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)2

Reflects downloads up to 03 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Yasuda THosokawa KYasuura H(2003)A low power CMOS circuit with Variable Souce Scheme (VSCMOS)Proceedings of the 2003 Asia and South Pacific Design Automation Conference10.1145/1119772.1119852(404-407)Online publication date: 21-Jan-2003
https://dl.acm.org/doi/10.1145/1119772.1119852
Sakurai TKawaguchi HKuroda TBarton BPedram MChandrakasan AKiaei S(1997)Low-power CMOS design through VTH control and low-swing circuitsProceedings of the 1997 international symposium on Low power electronics and design10.1145/263272.263273(1-6)Online publication date: 1-Aug-1997
https://dl.acm.org/doi/10.1145/263272.263273

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Threshold voltage degradation under high Vgs and low Vds on 200V SOI power devices

NBTI related time-dependent variability of mobility and threshold voltage in pMOSFETs and their impact on circuit performance

Process-variation- and random-dopants-induced threshold voltage fluctuations in nanoscale planar MOSFET and bulk FinFET devices