Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/261693.261701acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
Article
Free access

Derivation of formal representations from process-based specification and implementation models

Published: 17 September 1997 Publication History

Abstract

In this paper we present a method that allows to observe and control the emulation of communicating systems consisting of hardware and software parts. The approach provides the ability to set breakpoints in either technology without breaking the protocol or loosing data. Systems may contain several software and hardware processes. Each process runs in a separate debugger while the presented approach provides the necessary synchronization between the processes that precludes loss of data at the communication interfaces due to breakpoints. Therefore it allows to continue the operation after a breakpoint which is essential for interactive debugging.

References

[1]
J.A. Bergstra andJ.W. Klop. Algebra of Communication Process with Abswaclion. Theoretical Computer Science, 37(1)-77-t21,1985.
[2]
L Bolsens, H. De Man, B. Lin, IC Van Rompaey, S. Vercauteren, and D. Verkest. HardwawJsoftware Co-Design of Digital Telecommunication Systems. Proceedings of the IEEE, 85(3):391-418, March 1997.
[3]
CoWare, 2385 Santa Ann Street, Palo Alto, CA 94303, USA and Kapeldreef 60, B-3001 Heverlee
[4]
L. Phifips L Bolsens and H. De Man. A Programmable CDMA IF Transceiver ASIC for W'treless Communications. In IEEE Custom Integrated Circuits Conference, May 1995.
[5]
J. R. Burch, E. M. Clarke, K. L. McMillan, and D. L. Dill. Sequential Circuit Verification using Symbolic Model Checking. In Proceeding of the 27th ACMIIEEE De.sign Automation Conference, Orlando, June 1990.
[6]
O. Coudext, J. C. Madre, and C. Benhet. Verifying Temporal Properfes of Sequential Machines without building their State Diagrams. In Workshop on Computer-Aided Verification, Rutgers, June 1990.
[7]
G.G. de Jong and Bill Lin- A Communicating Petri Net Model for the Design of Concun'ent Asynchronous Modules. In Proceedings of the 31rdACM/IEEE DesignAut~mation Conference, June ! 994.
[8]
B. Gyselinckx, L. Rijnders, M. Engels, and I. Bolsens. A 4*2.SMchip/s Direct Sequence Spread Spectrum Receiver ASIC with Digital IF and Integrated ARM6 Core. In IEEE Cusiom Integrated Circuits Conference, May 1997.
[9]
C.A.R. Hoare. Communicating Sequential Processes. Prentice-Hall, 1985.
[10]
R. Milner. Communication and Concurreno: Englewood Cliffs, NJ, Prentice Hall, 1981.
[11]
International Standards Organization. LOTOS: a FormalDescription Technique based on the Temporal Ordering of Observa:ional BeRavior. {SO, IS 8807, 1989.
[12]
E. Pastor, O. Roig, J. Cortadella, and R. M. Badia. Petri Net Analysis using Boolean Manipulation. Lecture Notes in Computer Sdeace 815, Springer Verslag, pages 416-435, June ! 994.
[13]
J.L. Peterson Petri Net Theoo" and Modelling of Systems. Prentice Hall, 1981.
[14]
D. Tanbner. Finite Representations of CCS and TCSP Programs by Automata and Peai Nets. Lecture Notes b~ Computer Science 369, June 1989.
[15]
A. Valraafi. A Stubborn A~ack on State Explosion. In 2'~a Wodcshop on Computer Aided Verification, pages 156--165, Hew Brunswick, NJ, June 18-21
[16]
~ BerkeL Handshake Circuits: An Asynchronous Architecture for VLSI Pmgravuning. Cambridge International Series on Parallel Computation, 1993.
[17]
R. van Glabbeek and E Vaandrager. Petri Net Models for Algebraic Theories of Concturency. Proc. of PARLE Ii, Lecture Notes in Computer Science 259, pages 224-242,1987.
[18]
S. Vercauteren. Efficient Detection of Deadlocks Using Generalized Partial Order Analysis. IMEC Internal Technical Report, Reference: IMEC./VSDM/97Mar/Deadloclc/gpo.ps, April 1997.
[19]
S. Vercau~ten and Bill Lin. Hardware/software Communication and System Integration for Embedded Architectures. Design Automation of Embedded S)'sterns, Klmcer Academic Publishers, 2:1-24,1997.

Cited By

View all
  • (2009)Petri nets and programmingProceedings of the 2009 conference on American Control Conference10.5555/1702715.1703154(4994-4999)Online publication date: 10-Jun-2009
  • (1999)Hardware compilation for FPGA-based configurable computing machinesProceedings of the 36th annual ACM/IEEE Design Automation Conference10.1145/309847.310030(697-702)Online publication date: 1-Jun-1999
  • (1998)Efficient verification using generalized partial order analysisProceedings of the conference on Design, automation and test in Europe10.5555/368058.368415(782-789)Online publication date: 23-Feb-1998
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ISSS '97: Proceedings of the 10th international symposium on System synthesis
September 1997
141 pages
ISBN:0818679492

Sponsors

Publisher

IEEE Computer Society

United States

Publication History

Published: 17 September 1997

Check for updates

Qualifiers

  • Article

Conference

ISSS97
Sponsor:
ISSS97: 10th Internatioanl Symposium on System Synthesis
September 17 - 19, 1997
Antwerp, Belgium

Acceptance Rates

Overall Acceptance Rate 38 of 71 submissions, 54%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)18
  • Downloads (Last 6 weeks)5
Reflects downloads up to 06 Oct 2024

Other Metrics

Citations

Cited By

View all
  • (2009)Petri nets and programmingProceedings of the 2009 conference on American Control Conference10.5555/1702715.1703154(4994-4999)Online publication date: 10-Jun-2009
  • (1999)Hardware compilation for FPGA-based configurable computing machinesProceedings of the 36th annual ACM/IEEE Design Automation Conference10.1145/309847.310030(697-702)Online publication date: 1-Jun-1999
  • (1998)Efficient verification using generalized partial order analysisProceedings of the conference on Design, automation and test in Europe10.5555/368058.368415(782-789)Online publication date: 23-Feb-1998
  • (1998)Efficient compilation of process-based concurrent programs without run-time schedulingProceedings of the conference on Design, automation and test in Europe10.5555/368058.368135(211-217)Online publication date: 23-Feb-1998
  • (1998)Software synthesis of process-based concurrent programsProceedings of the 35th annual Design Automation Conference10.1145/277044.277182(502-505)Online publication date: 1-May-1998

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media