Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/2755753.2755948acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
research-article

Spiking neural network with RRAM: can we use it for real-world application?

Published: 09 March 2015 Publication History
  • Get Citation Alerts
  • Abstract

    The spiking neural network (SNN) provides a promising solution to drastically promote the performance and efficiency of computing systems. Previous work of SNN mainly focus on increasing the scalability and level of realism in a neural simulation, while few of them support practical cognitive applications with acceptable performance. At the same time, based on the traditional CMOS technology, the efficiency of SNN systems is also unsatisfactory. In this work, we explore different training algorithms of SNN for real-world applications, and demonstrate that the Neural Sampling method is much more effective than Spiking Time Dependent Plasticity (STDP) and Remote Supervision Method (ReSuMe). We also propose an energy efficient implementation of SNN with the emerging metal-oxide resistive random access memory (RRAM) devices, which includes an RRAM crossbar array works as network synapses, an analog design of the spike neuron, and an input encoding scheme. A parameter mapping algorithm is also introduced to configure the RRAM-based SNN. Simulation results illustrate that the system achieves 91.2% accuracy on the MNIST dataset with an ultra-low power consumption of 3.5mW. Moreover, the RRAM-based SNN system demonstrates great robustness to 20% process variation with less than 1% accuracy decrease, and can tolerate 20% signal fluctuation with about 2% accuracy loss. These results reveal that the RRAM-based SNN will be quite easy to be physically realized.

    References

    [1]
    H. Esmaeilzadeh, E. Blem, R. St Amant, K. Sankaralingam, and D. Burger, "Dark silicon and the end of multicore scaling," in Computer Architecture (ISCA), 2011 38th Annual International Symposium on. IEEE, 2011, pp. 365--376.
    [2]
    Y. Xie, "Future memory and interconnect technologies," in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013. IEEE, 2013, pp. 964--969.
    [3]
    E. Neftci, S. Das, B. Pedroni, K. Kreutz-Delgado, and G. Cauwenberghs, "Event-driven contrastive divergence for spiking neuromorphic systems," Frontiers in neuroscience, vol. 7, 2013.
    [4]
    T. Masquelier and S. J. Thorpe, "Unsupervised learning of visual features through spike timing dependent plasticity," PLoS computational biology, vol. 3, no. 2, p. e31, 2007.
    [5]
    S. K. Esser, A. Andreopoulos, R. Appuswamy, P. Datta, D. Barch, A. Amir, J. Arthur, A. Cassidy, M. Flickner, P. Merolla et al., "Cognitive computing systems: Algorithms and applications for networks of neurosynaptic cores," in Neural Networks (IJCNN), The 2013 International Joint Conference on. IEEE, 2013, pp. 1--10.
    [6]
    E. Painkras, L. A. Plana, J. Garside, S. Temple, F. Galluppi, C. Patterson, D. R. Lester, A. D. Brown, and S. B. Furber, "Spinnaker: A 1-w 18-core system-on-chip for massively-parallel neural network simulation," Solid-State Circuits, IEEE Journal of, vol. 48, no. 8, pp. 1943--1953, 2013.
    [7]
    R. Wang, T. J. Hamilton, J. Tapson, and A. van Schaik, "An fpga design framework for large-scale spiking neural networks," in Circuits and Systems (ISCAS), 2014 IEEE International Symposium on. IEEE, 2014, pp. 457--460.
    [8]
    R. Ananthanarayanan, S. K. Esser, H. D. Simon, and D. S. Modha, "The cat is out of the bag: cortical simulations with 109 neurons, 1013 synapses," in High Performance Computing Networking, Storage and Analysis, Proceedings of the Conference on. IEEE, 2009, pp. 1--12.
    [9]
    V. Narayanan, S. Datta, G. Cauwenberghs, D. Chiarulli, S. Levitan, and P. Wong, "Video analytics using beyond cmos devices," in Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014. IEEE, 2014, pp. 1--5.
    [10]
    B. Liu, M. Hu, H. Li, Z.-H. Mao, Y. Chen, T. Huang, and W. Zhang, "Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine," in Design Automation Conference (DAC), 2013 50th ACM/EDAC/IEEE. IEEE, 2013, pp. 1--6.
    [11]
    M. Hu, H. Li, Q. Wu, and G. S. Rose, "Hardware realization of bsb recall function using memristor crossbar arrays," in Proceedings of the 49th Annual Design Automation Conference. ACM, 2012, pp. 498--503.
    [12]
    B. Li, Y. Shan, M. Hu, Y. Wang, Y. Chen, and H. Yang, "Memristor-based approximated computation," in Low Power Electronics and Design (ISLPED), 2013 IEEE International Symposium on. IEEE, 2013, pp. 242--247.
    [13]
    Y. LeCun and C. Cortes, "The mnist database of handwritten digits," 1998.
    [14]
    S. Yu, B. Gao, Z. Fang, H. Yu, J. Kang, and H.-S. P. Wong, "A low energy oxide-based electronic synaptic device for neuromorphic visual systems with tolerance to device variation," Advanced Materials, vol. 25, no. 12, pp. 1774--1779, 2013.
    [15]
    G. Indiveri, "A low-power adaptive integrate-and-fire neuron circuit," in ISCAS (4), 2003, pp. 820--823.
    [16]
    S. Song, K. D. Miller, and L. F. Abbott, "Competitive hebbian learning through spike-timing-dependent synaptic plasticity," Nature neuroscience, vol. 3, no. 9, pp. 919--926, 2000.
    [17]
    C.-C. Chang and C.-J. Lin, "Libsvm: a library for support vector machines," ACM Transactions on Intelligent Systems and Technology (TIST), vol. 2, no. 3, p. 27, 2011.
    [18]
    F. Ponulak, "Resume-new supervised learning method for spiking neural networks," Institute of Control and Information Engineering, Poznan University of Technology.(Available online at: http://d1.cie.put.poznan.pl/~ fp/research.html), 2005.
    [19]
    J. Hu, H. Tang, K. C. Tan, H. Li, and L. Shi, "A spike-timing-based integrated model for pattern recognition," Neural computation, vol. 25, no. 2, pp. 450--472, 2013.
    [20]
    P. O'Connor, D. Neil, S.-C. Liu, T. Delbruck, and M. Pfeiffer, "Real-time classification and sensor fusion with a spiking deep belief network," Frontiers in neuroscience, vol. 7, 2013.
    [21]
    P. Gu et al., "Technological exploration of rram crossbar array for matrix-vector multiplication," in ASPDAC, 2015.

    Cited By

    View all
    • (2021)Efficient Techniques for Training the Memristor-based Spiking Neural Networks Targeting Better Speed, Energy and LifetimeProceedings of the 26th Asia and South Pacific Design Automation Conference10.1145/3394885.3431555(390-395)Online publication date: 18-Jan-2021
    • (2019)A System-Level Simulator for RRAM-Based Neuromorphic Computing ChipsACM Transactions on Architecture and Code Optimization10.1145/329105415:4(1-24)Online publication date: 8-Jan-2019
    • (2016)MNSIMProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2971917(469-474)Online publication date: 14-Mar-2016
    • Show More Cited By

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    DATE '15: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition
    March 2015
    1827 pages
    ISBN:9783981537048

    Sponsors

    Publisher

    EDA Consortium

    San Jose, CA, United States

    Publication History

    Published: 09 March 2015

    Check for updates

    Qualifiers

    • Research-article

    Conference

    DATE '15
    Sponsor:
    • EDAA
    • EDAC
    • SIGDA
    • Russian Acadamy of Sciences
    DATE '15: Design, Automation and Test in Europe
    March 9 - 13, 2015
    Grenoble, France

    Acceptance Rates

    DATE '15 Paper Acceptance Rate 206 of 915 submissions, 23%;
    Overall Acceptance Rate 518 of 1,794 submissions, 29%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)12
    • Downloads (Last 6 weeks)0

    Other Metrics

    Citations

    Cited By

    View all
    • (2021)Efficient Techniques for Training the Memristor-based Spiking Neural Networks Targeting Better Speed, Energy and LifetimeProceedings of the 26th Asia and South Pacific Design Automation Conference10.1145/3394885.3431555(390-395)Online publication date: 18-Jan-2021
    • (2019)A System-Level Simulator for RRAM-Based Neuromorphic Computing ChipsACM Transactions on Architecture and Code Optimization10.1145/329105415:4(1-24)Online publication date: 8-Jan-2019
    • (2016)MNSIMProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2971917(469-474)Online publication date: 14-Mar-2016
    • (2016)Switched by inputProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2898101(1-6)Online publication date: 5-Jun-2016
    • (2015)Energy Efficient RRAM Spiking Neural Network for Real Time ClassificationProceedings of the 25th edition on Great Lakes Symposium on VLSI10.1145/2742060.2743756(189-194)Online publication date: 20-May-2015

    View Options

    Get Access

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media