Poster : R-Bus - A Resource Bus for Modular System Design
Abstract
References
Recommendations
Bus-pin-aware bus-driven floorplanning
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSIAs the number of buses increase substantially in multi-core SoC designs, the bus planning problem has become the dominant factor in determining the performance and power consumption of SoC designs. To cope with the bus planning problem, it is desirable ...
SAMBA-bus: A high performance bus architecture for system-on-chips
A high performance communication architecture, SAMBA-bus, is proposed in this paper. In SAMBA-bus architecture, multiple compatible bus transactions can be performed simultaneously with only a single bus access grant from the bus arbiter. Experimental ...
Multistage bus network (MBN): an interconnection network for cache coherent multiprocessors
SPDP '91: Proceedings of the 1991 Third IEEE Symposium on Parallel and Distributed ProcessingSingle bus multiprocessor systems do not scale well due to the limited bandwidth of the bus. Hierarchical bus interconnections are scalable, but unfortunately the top level bus becomes a bottleneck for larger systems. The authors present a novel ...
Comments
Information & Contributors
Information
Published In
- General Chairs:
- Fabrice Valois,
- Christine Julien,
- Program Chairs:
- Amy L. Murphy,
- Omprakash Gnawali
Sponsors
- EWSN: International Conference on Embedded Wireless Systems and Networks
In-Cooperation
Publisher
Junction Publishing
United States
Publication History
Check for updates
Qualifiers
- Article
Conference
- EWSN
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0