Building an on-chip deep learning memory hierarchy brick by brick: late breaking results
Abstract
References
Recommendations
On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems
Efficient utilization of on-chip memory space is extremely important in modern embedded system applications based on processor cores. In addition to a data cache that interfaces with slower off-chip memory, a fast on-chip SRAM, called Scratch-Pad memory,...
Evaluation of Hybrid Memory Technologies Using SOT-MRAM for On-Chip Cache Hierarchy
Magnetic Random Access Memory (MRAM) is a very promising emerging memory technology because of its various advantages such as nonvolatility, high density and scalability. In particular, Spin Orbit Torque (SOT) MRAM is gaining interest as it comes along ...
Comments
Information & Contributors
Information
Published In
Sponsors
In-Cooperation
- IEEE-CEDA
Publisher
IEEE Press
Publication History
Check for updates
Qualifiers
- Research-article
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 60Total Downloads
- Downloads (Last 12 months)10
- Downloads (Last 6 weeks)1
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in