Desperately seeking ... optimal multi-tier cache configurations
Abstract
References
Index Terms
- Desperately seeking ... optimal multi-tier cache configurations
Recommendations
Characteristics of performance-optimal multi-level cache hierarchies
Special Issue: Proceedings of the 16th annual international symposium on Computer ArchitectureThe increasing speed of new generation processors will exacerbate the already large difference between CPU cycle times and main memory access times. As this difference grows, it will be increasingly difficult to build single-level caches that are both ...
Characteristics of performance-optimal multi-level cache hierarchies
ISCA '89: Proceedings of the 16th annual international symposium on Computer architectureThe increasing speed of new generation processors will exacerbate the already large difference between CPU cycle times and main memory access times. As this difference grows, it will be increasingly difficult to build single-level caches that are both ...
Location cache: a low-power L2 cache system
ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and designWhile set-associative caches incur fewer misses than direct-mapped caches, they typically have slower hit times and higher power consumption, when multiple tag and data banks are probed in parallel. This paper presents the location cache structure which ...
Comments
Information & Contributors
Information
Published In
Sponsors
- ORACLE
- VMware
Publisher
USENIX Association
United States
Publication History
Qualifiers
- Research-article
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 50Total Downloads
- Downloads (Last 12 months)28
- Downloads (Last 6 weeks)5
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in