Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/3539845.3539955acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
research-article

Twine: a chisel extension for component-level heterogeneous design

Published: 31 May 2022 Publication History

Abstract

Algorithm-oriented heterogeneous hardware design has been one of the major driving forces for hardware improvement in the post-Moore's Law era. To achieve the swift development of heterogeneous designs, designers reuse existing hardware components to craft their systems. However, current hardware design languages either require tremendous efforts to customize designs, or sacrifice quality for simplicity. Chisel, while attracting more users for its capability to easily reconfigure designs, lacks a few key features to further expedite the heterogeneous design flow. In this paper, we introduce Twine---a Chisel extension that provides high-level semantics to efficiently generate heterogeneous designs. Twine standardizes the interface for better reusability and supports control-free specification with flexible data type conversion, which saves designers from the busy-work of interconnecting modules. Our results show that Twine provides a smooth on-boarding experience for hardware designers, considerably improves reusability, and reduces design complexity for heterogeneous designs while maintaining high design quality.

References

[1]
A. Olofsson, "Silicon Compilers-Version 2.0," keynote, Proc. ISPD, 2018.
[2]
P. Hallam, "What Do Programmers Really Do Anyway," Microsoft Developer Network (MSDN)--C# Compiler, 2006.
[3]
SystemVerilog Standard. [Online]. Available: https://standards.ieee.org/project/1800.html
[4]
VHDL IEEE 1076-2019. [Online]. Available: https://standards.ieee.org/standard/1076-2019.html
[5]
Vivado HLS. [Online]. Available: https://www.xilinx.com/video/hardware/vivado-hls-tool-overview.html
[6]
SystemC. [Online]. Available: https://www.accellera.org/downloads/standards/systemc
[7]
S. Lahti, P. Sjövall, J. Vanne, and T. D. Hämäläinen, "Are We There Yet? A Study on the State of High-Level Synthesis," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 5, pp. 898--911, 2019.
[8]
J. Bachrach, H. Vo, B. Richards, Y. Lee, A. Waterman, R. Avižienis, J. Wawrzynek, and K. Asanović, "Chisel: Constructing Hardware in a Scala Embedded Language," in DAC Design Automation Conference 2012, 2012, pp. 1212--1221.
[9]
D. Kim. RISCV-Mini. [Online]. Available: url:https://github.com/ucb-bar/riscv-mini
[10]
P. C. McGeer, S.-T. Cheng, M. J. Meyer, and P. Scaglia, "Hardware Design Language for the Design of Integrated Circuits," Jul. 16 2002, uS Patent 6,421,808.
[11]
C. Papon. SpinalHDL. [Online]. Available: https://github.com/SpinalHDL
[12]
M. B. Taylor, "Invited: Basejump stl: Systemverilog needs a standard template library for hardware design," in 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC), 2018, pp. 1--6.
[13]
D. Lockhart, G. Zibrat, and C. Batten, "PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research," in 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE, 2014, pp. 280--292.
[14]
MyHDL. [Online]. Available: http://www.myhdl.org/
[15]
M. Christensen, T. Sherwood, J. Balkind, and B. Hardekopf, "Wire sorts: A language abstraction for safe hardware composition," in Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation, ser. PLDI 2021. New York, NY, USA: Association for Computing Machinery, 2021, p. 175--189. [Online].

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DATE '22: Proceedings of the 2022 Conference & Exhibition on Design, Automation & Test in Europe
March 2022
1637 pages
ISBN:9783981926361

Sponsors

In-Cooperation

  • EDAA: European Design Automation Association
  • IEEE SSCS Shanghai Chapter
  • ESDA: Electronic System Design Alliance
  • IEEE CEDA
  • IEEE CS
  • IEEE-RAS: Robotics and Automation

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 31 May 2022

Check for updates

Qualifiers

  • Research-article

Conference

DATE '22
Sponsor:
DATE '22: Design, Automation and Test in Europe
March 14 - 23, 2022
Antwerp, Belgium

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25
Design, Automation and Test in Europe
March 31 - April 2, 2025
Lyon , France

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 20
    Total Downloads
  • Downloads (Last 12 months)5
  • Downloads (Last 6 weeks)0
Reflects downloads up to 11 Feb 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media