Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/548716.822685guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

A Performance Comparison of Hierarchical Ring- and Mesh- Connected Multiprocessor Networks

Published: 01 February 1997 Publication History
  • Get Citation Alerts
  • Abstract

    This paper compares the performance of hierarchical ring- and mesh-connected wormhole routed shared memory multiprocessor networks in a simulation study. Hierarchical rings are interesting alternatives to meshes since i) they can be clocked at faster rates, ii) they can have wider data paths and hence shorter message sizes, iii) they allow addition and removal of processing nodes at arbitrary locations, iv) their topology allows natural exploitation in the spatial locality of application memory access patterns, and v) their topology allows efficient implementation of broadcasts. Our study shows that for workloads with little locality, meshes scale better than ring networks because ring-based systems have limited bisection bandwidth. However, for workloads with some memory access locality, hierarchical rings outperform meshes by 20-40% for system sizes of up to 128 processors. Even with poor access locality, hierarchical rings will outperform meshes for these system sizes if the mesh router buffers are only 1-flit large, and they will outperform meshes in systems with less than 36 processors regardless of mesh router buffer size.

    Cited By

    View all
    • (2016)Cooperative Caching for GPUsACM Transactions on Architecture and Code Optimization10.1145/300158913:4(1-25)Online publication date: 12-Dec-2016
    • (2016)Hierarchical Clustering for On-Chip NetworksProceedings of the 1st International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems10.1145/2857058.2857064(1-6)Online publication date: 18-Jan-2016
    • (2013)TornadoNoCACM Transactions on Architecture and Code Optimization10.1145/2541228.255531210:4(1-30)Online publication date: 1-Dec-2013
    • Show More Cited By

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image Guide Proceedings
    HPCA '97: Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture
    February 1997
    ISBN:0818677643

    Publisher

    IEEE Computer Society

    United States

    Publication History

    Published: 01 February 1997

    Qualifiers

    • Article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 10 Aug 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2016)Cooperative Caching for GPUsACM Transactions on Architecture and Code Optimization10.1145/300158913:4(1-25)Online publication date: 12-Dec-2016
    • (2016)Hierarchical Clustering for On-Chip NetworksProceedings of the 1st International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems10.1145/2857058.2857064(1-6)Online publication date: 18-Jan-2016
    • (2013)TornadoNoCACM Transactions on Architecture and Code Optimization10.1145/2541228.255531210:4(1-30)Online publication date: 1-Dec-2013
    • (2013)On-chip ring network designs for hard-real time systemsProceedings of the 21st International conference on Real-Time Networks and Systems10.1145/2516821.2516829(23-32)Online publication date: 16-Oct-2013
    • (2011)Hierarchical circuit-switched NoC for multicore video processingMicroprocessors & Microsystems10.1016/j.micpro.2010.09.00935:2(182-199)Online publication date: 1-Mar-2011
    • (2008)Exploiting access semantics and program behavior to reduce snoop power in chip multiprocessorsACM SIGPLAN Notices10.1145/1353536.134629043:3(60-69)Online publication date: 1-Mar-2008
    • (2008)Exploiting access semantics and program behavior to reduce snoop power in chip multiprocessorsACM SIGOPS Operating Systems Review10.1145/1353535.134629042:2(60-69)Online publication date: 1-Mar-2008
    • (2008)Exploiting access semantics and program behavior to reduce snoop power in chip multiprocessorsACM SIGARCH Computer Architecture News10.1145/1353534.134629036:1(60-69)Online publication date: 1-Mar-2008
    • (2008)Exploiting access semantics and program behavior to reduce snoop power in chip multiprocessorsProceedings of the 13th international conference on Architectural support for programming languages and operating systems10.1145/1346281.1346290(60-69)Online publication date: 1-Mar-2008
    • (2007)A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global RoutingProceedings of the First International Symposium on Networks-on-Chip10.1109/NOCS.2007.3(195-204)Online publication date: 7-May-2007
    • Show More Cited By

    View Options

    View options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media