Cited By
View all- Lam TYang STang WWu YBahar RLombardi FAtienza DBrunvand E(2010)Logic synthesis for low power using clock gating and rewiringProceedings of the 20th symposium on Great lakes symposium on VLSI10.1145/1785481.1785527(179-184)Online publication date: 16-May-2010
- Chang KMarkov IBertacco V(2008)Postplacement rewiring by exhaustive search for functional symmetriesACM Transactions on Design Automation of Electronic Systems10.1145/1255456.125546912:3(1-21)Online publication date: 22-May-2008
- Zhou CTang WLo WWu YLevitan S(2007)How much can logic perturbation help from netlist to final routing for FPGAsProceedings of the 44th annual Design Automation Conference10.1145/1278480.1278707(922-927)Online publication date: 4-Jun-2007
- Show More Cited By