Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/645510.657068guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

Polymorphic Electronics

Published: 03 October 2001 Publication History

Abstract

This paper introduces the concept of polymorphic electronics (polytronics) -referring to electronics with superimposed built-in functionality. A function change does not require switches/reconfiguration as in traditional approaches. Instead, the change comes from modifications in the characteristics of devices involved in the circuit, in response to controls such as temperature, power supply voltage (VDD), control signals, light, etc. For example, a temperature-controlled polytronic AND/OR gate behaves as AND at 27 C and as OR at 125 C. The paper illustrates polytronic circuits in which the control is done by temperature, morphing signals, and VDD respectively. Polytronic circuits are obtained by evolutionary design/evolvable hardware techniques. These techniques are ideal for the polytronics design, a new area that lacks design guidelines/know-how,- yet the requirements/objectives are easy to specify and test. The circuits are evolved/synthesized in two different modes. The first mode explores an unstructured space, in which transistors can be interconnected freely in any arrangement (in simulations only). The second mode uses a Field Programmable Transistor Array (FPTA) model, and the circuit topology is sought as a mapping onto a programmable architecture (these experiments are performed both in simulations and on FPTA chips). The experiments demonstrate the polytronics concept and the synthesis of polytronic circuits by evolution.

References

[1]
A. Stoica, Polymorphic electronics . A novel type of circuits with multiple functionality, NASA New Technology Report NPO-21213, 10/06/2000, Patent pending.
[2]
Multifunctional device http://www.ele.kth.se/FMI/research/hiep/oeic.htm
[3]
Stoica, A. Klimeck, G., Salazar-Lazaro, C. Keymeulen, D. and Thakoor, A. (1999) "Evolutionary design of electronic devices and circuits". Proceedings of the 1999 Congress on Evolutionary Computation , Washington, D.C. July 6-9, pp. 1271-1278
[4]
Koza, J., F.H. Bennett, D. Andre, and M.A Keane, "Genetic Programming: Darwinian invention and problem solving", Morgan Kaufmann Publishers, San Francisco, CA, 1999
[5]
Thompson, A., Layzell, P. and Zebulum, R., Explorations in design space: unconventional electronics design through artificial evolution, IEEE Transactions on Evolutionary Computation, September 1999, V.3, N.3 pp. 167-196
[6]
Higuchi, T. et al., Real-world applications of analog and digital evolvable hardware, IEEE Transactions on Evolutionary Computation, September 1999, V.3, N.3 pp. 220-235
[7]
Stoica, A. Towards Evolvable Hardware Chips: Experiments with a Programmable Transistor Array. Proc. 7th International Conference on Microelectronics for Neural, Fuzzy and Bio-inspired Systems, Microneuro.99 ,. Granada, Spain, April 7-9, 1999, pp. 156-162
[8]
Stoica, A., Keymeulen, D., Tawel, R., Salazar-Lazaro, C. and Li, W. "Evolutionary experiments with a fine-grained reconfigurable architecture for analog and digital CMOS circuits . Proceedings of the First NASA/DOD Workshop on Evolvable Hardware , Pasadena, CA, July 19-21, IEEE Computer Society Press, pp. 76-84, 1999
[9]
Zebulum, R. Stoica, A. and Keymeulen, D., A flexible model of CMOS Field Programmable Transistor Array targeted to Evolvable Hardware, ICES2000, pp.274-283.
[10]
A. Stoica, Ricardo Zebulum, Didier Keymeulen, Raoul Tawel, Taher Daud, and Anil Thakoor. Reconfigurable VLSI Architectures for Evolvable Hardware: from Experimental Field Programmable Transistor Arrays to Evolution-Oriented Chips. IEEE Transactions on VLSI. February 2001
[11]
R. Zebulum, M.A. Pacheco, M. Vellasco, and H. T. Sinohara, .Evolvable Hardware: Automatic Synthesis of Analog Control Systems. In IEEE Aerospace Conference , Big Sky, Montana, March 14-25, 2000. IEEE Press.
[12]
Stoica, A. Keymeulen, D. and Zebulum, R. "Evolvable Hardware Solutions for Extreme Temperature Electronics", 3rd NASA/DOD Workshop on Evolvable Hardware, July 2001, Long Beach, CA, pp.93-97, IEEE Press.
[13]
http://cism.jpl.nasa.gov/ehw/public/ices01.

Cited By

View all
  • (2021)Resilient and Secure Hardware Devices Using ASLACM Journal on Emerging Technologies in Computing Systems10.1145/342998217:2(1-26)Online publication date: 6-Jan-2021
  • (2020)Strong Logic Obfuscation with Low Overhead against IC Reverse Engineering AttacksACM Transactions on Design Automation of Electronic Systems10.1145/339801225:4(1-31)Online publication date: 8-Jun-2020
  • (2018)Polymorphic gate based IC watermarking techniquesProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201627(90-96)Online publication date: 22-Jan-2018
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings
ICES '01: Proceedings of the 4th International Conference on Evolvable Systems: From Biology to Hardware
October 2001
339 pages

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 03 October 2001

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 10 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2021)Resilient and Secure Hardware Devices Using ASLACM Journal on Emerging Technologies in Computing Systems10.1145/342998217:2(1-26)Online publication date: 6-Jan-2021
  • (2020)Strong Logic Obfuscation with Low Overhead against IC Reverse Engineering AttacksACM Transactions on Design Automation of Electronic Systems10.1145/339801225:4(1-31)Online publication date: 8-Jun-2020
  • (2018)Polymorphic gate based IC watermarking techniquesProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201627(90-96)Online publication date: 22-Jan-2018
  • (2018)Crosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic CircuitsProceedings of the 14th IEEE/ACM International Symposium on Nanoscale Architectures10.1145/3232195.3232227(114-120)Online publication date: 17-Jul-2018
  • (2018)A Novel Polymorphic Gate Based Circuit Fingerprinting TechniqueProceedings of the 2018 Great Lakes Symposium on VLSI10.1145/3194554.3194572(141-146)Online publication date: 30-May-2018
  • (2012)Towards new applications of multi-function logicProceedings of the Conference on Design, Automation and Test in Europe10.5555/2492708.2492913(824-827)Online publication date: 12-Mar-2012
  • (2012)A SAT-based fitness function for evolutionary optimization of polymorphic circuitsProceedings of the Conference on Design, Automation and Test in Europe10.5555/2492708.2492889(715-720)Online publication date: 12-Mar-2012
  • (2010)Evolutionary design of reconfiguration strategies to reduce the test application timeProceedings of the 9th international conference on Evolvable systems: from biology to hardware10.5555/1885332.1885356(214-225)Online publication date: 6-Sep-2010
  • (2010)On the completeness of the polymorphic gate setACM Transactions on Design Automation of Electronic Systems10.1145/1835420.183542515:4(1-25)Online publication date: 7-Oct-2010
  • (2009)Gate-level optimization of polymorphic circuits using Cartesian genetic programmingProceedings of the Eleventh conference on Congress on Evolutionary Computation10.5555/1689599.1689810(1599-1604)Online publication date: 18-May-2009
  • Show More Cited By

View Options

View options

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media