Hardware-Software Co-Reliability in Field Reconfigurable Multi-Processor-Memory Systems
Abstract
References
Recommendations
Reconfigurable memory based AES co-processor
IPDPS'06: Proceedings of the 20th international conference on Parallel and distributed processingWe consider the AES encryption/decryption algorithm and propose a memory based hardware design to support it. The proposed implementation is mapped on the Xilinx Virtex II Pro technology. Both the byte substitution and the polynomial multiplication of ...
Virtualizable hardware/software design infrastructure for dynamically partially reconfigurable systems
Special Section on 19th Reconfigurable Architectures Workshop (RAW 2012)In most existing works, reconfigurable hardware modules are still managed as conventional hardware devices. Further, the software reconfiguration overhead incurred by loading corresponding device drivers into the kernel of an operating system has been ...
Hardware Resource Virtualization for Dynamically Partially Reconfigurable Systems
The dynamic partial reconfiguration technology enables an embedded system to adapt its hardware functionalities at run-time to changing environment conditions. However, reconfigurable hardware functions are still managed as conventional hardware devices,...
Comments
Information & Contributors
Information
Published In
Publisher
IEEE Computer Society
United States
Publication History
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in