Article

Performance Measures for Multiprocessor Controllers

Authors:

Performance '83: Proceedings of the 9th International Symposium on Computer Performance Modelling, Measurement and Evaluation

Pages 229 - 250

Published: 25 May 1983 Publication History

Abstract

No abstract available.

Cited By

View all

Shin KHou C(1994)Design and Evaluation of Effective Load Sharing in Distributed Real-Time SystemsIEEE Transactions on Parallel and Distributed Systems10.1109/71.2963175:7(704-719)Online publication date: 1-Jul-1994
https://dl.acm.org/doi/10.1109/71.296317
Krishna CShin K(1986)On Scheduling Tasks with a Quick Recovery from FailureIEEE Transactions on Computers10.1109/TC.1986.167678735:5(448-455)Online publication date: 1-May-1986
https://dl.acm.org/doi/10.1109/TC.1986.1676787
Iyer BDonatiello LHeidelberger P(1986)Analysis of Performability for Stochastic Models of Fault-Tolerant SystemsIEEE Transactions on Computers10.1109/TC.1986.167668135:10(902-907)Online publication date: 1-Oct-1986
https://dl.acm.org/doi/10.1109/TC.1986.1676681
Show More Cited By

Performance Measures for Multiprocessor Controllers
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
2. General and reference
  1. Cross-computing tools and techniques

Recommendations

Design of PI and PID controllers with transient performance specification

Proportional-integral-derivative (PID) controllers are widely used in industrial control systems because of the reduced number of parameters to be tuned. The most popular design technique is the Ziegler-Nichols method, which relies solely on parameters ...
Performance of Multistage Bus Networks for a Distributed Shared Memory Multiprocessor

A Multistage Bus Network (MBN) is proposed in this paper to overcome some of the shortcomings of the conventional multistage interconnection networks (MINs), single bus, and hierarchical bus interconnection networks. The MBN consists of multiple stages ...
P-NoC: Performance Evaluation and Design Space Exploration of NoCs for Chip Multiprocessor Architecture Using FPGA
Abstract
The network-on-chip (NoC) has emerged as an efficient and scalable communication fabric for chip multiprocessors (CMPs) and multiprocessor system on chips (MPSoCs). The NoC architecture, the routers micro-architecture and links influence the ...

Comments

Information & Contributors

Information

Published In

Performance '83: Proceedings of the 9th International Symposium on Computer Performance Modelling, Measurement and Evaluation

May 1983

474 pages

ISBN:0444866736

Publisher

North-Holland Publishing Co.

Netherlands

Publication History

Published: 25 May 1983

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Shin KHou C(1994)Design and Evaluation of Effective Load Sharing in Distributed Real-Time SystemsIEEE Transactions on Parallel and Distributed Systems10.1109/71.2963175:7(704-719)Online publication date: 1-Jul-1994
https://dl.acm.org/doi/10.1109/71.296317
Krishna CShin K(1986)On Scheduling Tasks with a Quick Recovery from FailureIEEE Transactions on Computers10.1109/TC.1986.167678735:5(448-455)Online publication date: 1-May-1986
https://dl.acm.org/doi/10.1109/TC.1986.1676787
Iyer BDonatiello LHeidelberger P(1986)Analysis of Performability for Stochastic Models of Fault-Tolerant SystemsIEEE Transactions on Computers10.1109/TC.1986.167668135:10(902-907)Online publication date: 1-Oct-1986
https://dl.acm.org/doi/10.1109/TC.1986.1676681
Krishna CLee YShin K(1984)Optimization criteria for checkpoint placementCommunications of the ACM10.1145/358274.35828227:10(1008-1012)Online publication date: 1-Oct-1984
https://dl.acm.org/doi/10.1145/358274.358282
Shin KYann-Hang Lee (1984)Error Detection Process Model, Design, and Its Impact on Computer PerformanceIEEE Transactions on Computers10.1109/TC.1984.167647633:6(529-540)Online publication date: 1-Jun-1984
https://dl.acm.org/doi/10.1109/TC.1984.1676476
Krishna CShin KSchwetman HBruell SDowdy L(1983)Queueing analysis of a canonical model of real-time multiprocessorsProceedings of the 1983 ACM SIGMETRICS conference on Measurement and modeling of computer systems10.1145/800040.801405(175-189)Online publication date: 29-Aug-1983
https://dl.acm.org/doi/10.1145/800040.801405

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

Cited By

Recommendations

Design of PI and PID controllers with transient performance specification

Performance of Multistage Bus Networks for a Distributed Shared Memory Multiprocessor

P-NoC: Performance Evaluation and Design Space Exploration of NoCs for Chip Multiprocessor Architecture Using FPGA

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations