Design of a VLIW Compute Accelerator on the Transmogrifier-2
Page 3
Abstract
Design of FCCMs is an expensive and time-consuming process, requiring a specialized software and hardware design for each application. A new class of architecture and compiler for customized computers called PECompiler that can automatically generate both hardware and software for field-programmable compute accelerators was recently introduced. This paper presents the parameterized compute accelerator and example applications that have been compiled for it. A generic Very Long Instruction Word (VLIW) instruction set is defined for the proposed compute accelerator architecture. Hardware accelerators are designed and implemented for two application programs on the TM-2 based system. It is demonstrated that for these two application programs, the hardware accelerators can provide significant performance improvement over a general-purpose CPU.
References
[1]
Q. Wang and D. M. Lewis, "Automated Field-Programmable Compute Accelerator Design Using Partial Evaluation", IEEE Symposium on FPGAs for Custom Computing Machines, Napa, CA, April, 1997, pp. 145-154.
[2]
D. M. Lewis, D. R. Galloway, M. van Ierssel, J. Rose, and P. Chow, "The Transmogrifier-2: A 1 Million Gate Rapid Prototyping System", in IEEE Transactions on VLSI Systems, Vol. 6, No. 2, June 1998, pp 188-198.
[3]
Q. Wang, "Automatic Compilation of Field-Programmable Custom Compute Accelerators", PhD Thesis, Department of Electrical and Computer Engineering, University of Toronto, 1999.
[4]
P.M. Kogge, "The Architecture of Pipelined Computers", McGraw-Hill Book Company, 1981.
[5]
Altera Corp., Altera Data Book, 1999.
[6]
Xilinx Inc., Xilinx Data Book, 1999.
[7]
D. M. Lewis, "Hardware Accelerators for Timing Simulation of VLSI Digital Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 7(11), November 1988.
[8]
L. W. Nagel, "SPICE2: A Computer Program to Simulate Semiconductor Circuits", May 1975, Memo ERL-M520, University of California, Berkeley, Calif.
[9]
Meta-Software, "HSPICE User's Manual", 1990.
[10]
D. M. Lewis, "Device Model Approximation Using 2N Trees", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 9(1):30-38, January 1990.
[11]
Marcus van Ierssel, private communication.
Recommendations
The Transmogrifier-2: a 1 million gate rapid-prototyping system
This paper describes the Transmogrifier-2 (TM-2), a second-generation multifield programmable gate array (FPGA) rapid-prototyping system. The largest version of the system will comprise 16 boards that each contain two Altera 10K50 FPGA's, four I-Cube ...
The Transmogrifier-2: a 1 million gate rapid prototyping system
FPGA '97: Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arraysThis paper describes the Transmogrifier-2, a second generation multi-FPGA system. The largest version of the system will comprise 16 boards that each contain two Altera 10K50 FPGAs, four I-cube interconnect chips, and up to 8 Mbytes of memory. The inter-...
Comments
Information & Contributors
Information
Published In
April 2000
ISBN:0769508715
Copyright © Copyright (c) 2000 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Publisher
IEEE Computer Society
United States
Publication History
Published: 17 April 2000
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 16 Oct 2024