Article

Achieved IPC Performance

Authors:

N. Islam, and

T JaegerAuthors Info & Claims

HOTOS '97: Proceedings of the 6th Workshop on Hot Topics in Operating Systems (HotOS-VI)

May 1997

Page 28

Published: 05 May 1997 Publication History

Publisher Site

Abstract

Extensibility can be based on cross-address-space interprocess communication (IPC) or on grafting application-specific modules into the operating system. For comparing both approaches, we need to explore the best achievable performance for both models. This paper reports the achieved performance of cross-address-space communication for the L4 microkernel on Intel Pentium, Mips R4600 and DEC Alpha processors. The direct costs range from 45 cycles (Alpha) to 121 cycles (Pentium). Since only 2.3% of the L1 cache are required (Pentium), the average indirect costs are not to be expected much higher.

Cited By

View all

Du DHua ZXia YZang BChen HManne SHunter HAltman E(2019)XPCProceedings of the 46th International Symposium on Computer Architecture10.1145/3307650.3322218(671-684)Online publication date: 22-Jun-2019
https://dl.acm.org/doi/10.1145/3307650.3322218
Mi ZLi DYang ZWang XChen H(2019)SkyBridgeProceedings of the Fourteenth EuroSys Conference 201910.1145/3302424.3303946(1-15)Online publication date: 25-Mar-2019
https://dl.acm.org/doi/10.1145/3302424.3303946
Peters SDanis AElphinstone KHeiser GKono KShinagawa T(2015)For a Microkernel, a Big Lock Is FineProceedings of the 6th Asia-Pacific Workshop on Systems10.1145/2797022.2797042(1-7)Online publication date: 27-Jul-2015
https://dl.acm.org/doi/10.1145/2797022.2797042
Show More Cited By

Recommendations

UltraSparc I: A Four-Issue Processor Supporting Multimedia

UltraSPARC-I is a general-purpose processor implementing the SPARC V9 64-bit RISC architecture. In addition to supporting this Instruction Set Architecture (ISA), UltraSPARC-I includes over 30 new multimedia instructions (VIS - Visual Instruction Set) ...
Read More
The MIPS R10000 Superscalar Microprocessor

The Mips R10000 is a dynamic superscalar microprocessor that implements the 64-bit Mips-4 Instruction Set Architecture. It fetches and decodes four instructions per cycle and dynamically issues them to five fully pipelined low-latency execution units. ...
Read More
Orchestrating Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency

Both performance and energy efficiency are critical concerns for embedded systems and portable devices. Multi-issue processors can exploit the instruction-level parallelism (ILP) of programs to improve the performance greatly, however, most of the time ...
Read More

Comments

Information & Contributors

Information

Published In

HOTOS '97: Proceedings of the 6th Workshop on Hot Topics in Operating Systems (HotOS-VI)

May 1997

ISBN:0818678348

Publisher

IEEE Computer Society

United States

Publication History

Published: 05 May 1997

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

26
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Other Metrics

View Author Metrics

Citations

Cited By

View all

Du DHua ZXia YZang BChen HManne SHunter HAltman E(2019)XPCProceedings of the 46th International Symposium on Computer Architecture10.1145/3307650.3322218(671-684)Online publication date: 22-Jun-2019
https://dl.acm.org/doi/10.1145/3307650.3322218
Mi ZLi DYang ZWang XChen H(2019)SkyBridgeProceedings of the Fourteenth EuroSys Conference 201910.1145/3302424.3303946(1-15)Online publication date: 25-Mar-2019
https://dl.acm.org/doi/10.1145/3302424.3303946
Peters SDanis AElphinstone KHeiser GKono KShinagawa T(2015)For a Microkernel, a Big Lock Is FineProceedings of the 6th Asia-Pacific Workshop on Systems10.1145/2797022.2797042(1-7)Online publication date: 27-Jul-2015
https://dl.acm.org/doi/10.1145/2797022.2797042
Klein GAndronick JElphinstone KMurray TSewell TKolanski RHeiser G(2014)Comprehensive formal verification of an OS microkernelACM Transactions on Computer Systems10.1145/256053732:1(1-70)Online publication date: 26-Feb-2014
https://dl.acm.org/doi/10.1145/2560537
Elphinstone KHeiser GKaminsky MDahlin M(2013)From L3 to seL4 what have we learnt in 20 years of L4 microkernels?Proceedings of the Twenty-Fourth ACM Symposium on Operating Systems Principles10.1145/2517349.2522720(133-150)Online publication date: 3-Nov-2013
https://dl.acm.org/doi/10.1145/2517349.2522720
Kaminsky MDahlin M(2013)Proceedings of the Twenty-Fourth ACM Symposium on Operating Systems PrinciplesundefinedOnline publication date: 3-Nov-2013
Blackham BHeiser GMoon S(2012)Correct, fast, maintainable - choose any three!Proceedings of the Third ACM SIGOPS Asia-Pacific conference on Systems10.5555/2387841.2387854(13-13)Online publication date: 23-Jul-2012
https://dl.acm.org/doi/10.5555/2387841.2387854
Blackham BHeiser G(2012)Correct, fast, maintainableProceedings of the Asia-Pacific Workshop on Systems10.1145/2349896.2349909(1-7)Online publication date: 23-Jul-2012
https://dl.acm.org/doi/10.1145/2349896.2349909
Yang JHawblitzel C(2011)Safe to the last instructionCommunications of the ACM10.1145/2043174.204319754:12(123-131)Online publication date: 1-Dec-2011
https://dl.acm.org/doi/10.1145/2043174.2043197
Yang JHawblitzel C(2010)Safe to the last instructionACM SIGPLAN Notices10.1145/1809028.180661045:6(99-110)Online publication date: 5-Jun-2010
https://dl.acm.org/doi/10.1145/1809028.1806610
Show More Cited By

Abstract

Cited By

Recommendations

UltraSparc I: A Four-Issue Processor Supporting Multimedia

The MIPS R10000 Superscalar Microprocessor

Orchestrating Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency

Comments

Information

Published In

Publisher

Publication History

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations