A Completely Integrated Low Jitter CMOS PLL for Analog Front Ends in Systems on Chip Environment
Abstract
References
- A Completely Integrated Low Jitter CMOS PLL for Analog Front Ends in Systems on Chip Environment
Recommendations
A low voltage current mode CMOS integrated receiver front-end for GPS system
This paper presents a low voltage, 1.6 GHz integrated receiver front-end which is implemented by the standard 0.35 μm, 3M2P CMOS technology. The receiver consists of a transconductance low noise amplifier (Gm-LNA), a down conversion current mode mixer ...
A low distortion CMOS analogue switch with high-order compensation
A novel bootstrapped analogue switch with high-order harmonic distortion compensation applied in the multiply digital-to-analog convertor (MDAC) of high-speed and high-resolution pipelined analog-to-digital convertor is presented. To diminish inherent ...
A 1-V 9.6-GHz charge-pump PLL with low RMS-integrated jitter
AbstractA low-power low-jitter phase-locked loop (PLL) with phase noise improvement for radio frequency transceivers is presented in this paper. The in-band phase noise and out-of-band phase noise are both reduced due to the time-amplifying technique and ...
Comments
Information & Contributors
Information
Published In
Sponsors
Publisher
IEEE Computer Society
United States
Publication History
Check for updates
Qualifiers
- Article
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 460Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in