Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/839296.843724guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

A Method to Enhance the Fault Coverage Obtained by Output Response Comparison of Identical Circuits

Published: 30 October 2001 Publication History

Abstract

We consider designs where the same processing units (orcircuits) appear multiple times. This is prevalent in currentmicroprocessors and in reliable systems. Fault detection insuch designs can be done by comparing output responsesof identical circuits when identical input sequences areapplied to them. The main advantage of this method overother methods of fault detection is that output responsesdo not need to be precomputed, and therefore, arbitrary,unknown input sequences can be used for testing. Wepropose a design-for-testability method for such designsthat applies the same modifications to the states of the circuitsbeing compared. If the circuits are fault free, theycontinue to produce identical output sequences after theirstates are modified in the same way. However, if one ofthe circuits is faulty, state modification can help increasethe distance between the circuit states and eventually contributeto the detection of the fault. The proposed statemodifications can be implemented by using hardware thatsupports assignment statements in the instruction sets ofmicroprocessors. Depending on the state modificationused, the proposed method may be applicable to concurrent,on-line or off-line testing. We present experimentalresults to support the effectiveness of the proposedmethod.

References

[1]
M. Abramovici, M. A. Breuer and A. D. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, 1990.
[2]
P. H. Bardell, W. H. McAnney and J. Savir, Built-In Test for VLSI Pseudorandom Techniques, Wiley, 1987.
[3]
D. K. Pradhan, editor, Fault-Tolerant Computer System Design, Prentice Hall, 1996.
[4]
F. Rashid, K. K. Saluja and P. Ramanathan, "Fault Tolerance Through Re-execution in Multiscalar Architectures", in Proc. Intl. Conf. on Dependable Systems and Networks, June 2000, pp. 482-491.
[5]
S. Koppolu and A. Chatterjee, "Hierarchical Diagnosis of Identical Units in a System" IEEE Trans. on Computers, Feb. 2001, pp. 186-191.

Index Terms

  1. A Method to Enhance the Fault Coverage Obtained by Output Response Comparison of Identical Circuits

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image Guide Proceedings
      ITC '01: Proceedings of the 2001 IEEE International Test Conference
      October 2001
      ISBN:0780371712

      Publisher

      IEEE Computer Society

      United States

      Publication History

      Published: 30 October 2001

      Qualifiers

      • Article

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • 0
        Total Citations
      • 0
        Total Downloads
      • Downloads (Last 12 months)0
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 12 Nov 2024

      Other Metrics

      Citations

      View Options

      View options

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media