Article

Free access

A dynamic dataflow model suitable for efficient mixed hardware and software implementations of DSP applications

Author:

Joseph T. BuckAuthors Info & Claims

CODES '94: Proceedings of the 3rd international workshop on Hardware/software co-design

Pages 165 - 172

Published: 22 September 1994 Publication History

Abstract

This paper presents an analytical model for the behavior of dataflow graphs with data-dependent control flow and discusses its suitability to the generation of efficient software and hardware implementations of digital signal processing (DSP) applications. In the model, the number of tokens produced or consumed by each actor is given as a symbolic function of the Boolean values in the system; in addition, it may vary cyclically to permit more memory-efficient multirate implementations. The model can be used to extend the ability of block-diagram-oriented systems for DSP design, such as Ptolemy [1], to produce efficient hardware and software implementations; this permits the hardware-software codesign techniques of [2] to be efficiently targeted at a wider class of problems, those involving some asynchronous behavior, for example.

References

[1]

J. Buck, S. Ha, E. A. Lee, D. G. Messerschmitt, "Ptolemy: a Framework for Simulating and Prototyping Heterogeneous Systems", International Journal of Computer Simulation, Vol. 4, pp. 155--182, 1994.]]

[2]

A. Kalvade and E. A. Lee, "A Hardware-Software Codesign Methodology for DSP Applications," IEEE Design and Test of Computers, September 1993.]]

Digital Library

[3]

M. Chiodo et al., "A Formal Specification Model for Hardware/Software Codesign," Proc. International Workshop on Hardware-Software Co-Design, Cambridge, Mass., October 1993.]]

[4]

F. Boussinot, R. De Simone, "The ESTEREL Language," Proceedings of the IEEE, Vol. 79, No. 9, September 1991.]]

[5]

D. Harel, "Statecharts: A Visual Formalism for Complex Systems," Sci. Comput. Program., Vol 8, pp. 231--274. 1987.]]

Digital Library

[6]

A. Benveniste and P. Le Guernic, "Hybrid Dynamical Systems Theory and the SIGNAL Language," IEEE Trans. on Automatic Control, pp. 535--546, May, 1990.]]

[7]

N. Halbwachs, P. Caspi, P. Raymond, D. Pilaud, "The Synchronous Data Flow Programming Language LUSTRE," Proceedings of the IEEE, Vol. 79, No. 9, 1991, pp. 1305--1319.]]

[8]

P. N. Hilfinger, "A High-Level Language and Silicon Compiler for Digital Signal Processing," Proc. Custom Integrated Circuits Conf., IEEE Computer Society Press, pp. 213--216, 1985.]]

[9]

E. A. Lee, D. G. Messerschmitt, "Synchronous Dataflow," Proceedings of the IEEE, September 1987.]]

[10]

B. Dennis, "First Version of a Dataflow Procedure Language," MIT/LCS/TM-61, Laboratory for Computer Science, MIT, 545 Technology Square, Cambridge MA 02139, 1975.]]

[11]

H. Printz, "Automatic Mapping of Large Signal Processing Systems to a Parallel Machine," Memorandum CMU-CS-91-101, School of Computer Science, Carnegie-Mellon University, May 1991.]]

Digital Library

[12]

W. H. Ho, E. A. Lee, D. G. Messerschmitt, "High Level Dataflow Programming for Digital Signal Processing," VLSI Signal Processing Ill, IEEE Press 1988.]]

[13]

S. Ritz, M. Pankert, H. Meyr, "High Level Software Synthesis for Signal Processing Systems", Proceedings of the International Conference on Application Specific Array Processors, Berkeley, CA, August, 1992.]]

[14]

H. De Man, J. Rabaey, P. Six, L. Claesen, "CATHEDRALII: a silicon compiler for digital signal processing," IEEE Design and Test Magazine, pp. 13--25, Dec. 1986.]]

Digital Library

[15]

J. Rabaey et al., "Fast Prototyping of Datapath-Intensive Architectures," IEEE Design and Test of Computers, pp. 40--51, June 1991.]]

Digital Library

[16]

J. T. Buck and E. A. Lee, "Scheduling Dynamic Dataflow Graphs With Bounded Memory Using the Token Flow Model," Proc. of ICASSP '93, 1993.]]

[17]

J. T. Buck, "Scheduling Dynamic Dataflow Graphs With Bounded Memory Using the Token Flow Model," Memorandum No. UCB/ERL M93/69 (Ph.D. Thesis), EECS Dept., University of California, Berkeley, September 1993.]]

Digital Library

[18]

E. A. Lee, "Consistency in Dataflow Graphs", IEEE Transactions on Parallel and Distributed Systems", Vol. 2, No. 2, April 1991.]]

Digital Library

[19]

G. Bilsen, M. Engels, R. Lauwereins, J. A. Peperstraete, "Static Scheduling of Multi-rate and Cyclo-static DSP-applications," Proc. IEEE Workshop on VLSI Signal Processing, to appear, 1994.]]

[20]

G. R. Gao, R. Govindarajan, P. Panangaden, "Well-Behaved Programs for DSP Computation," Proc. ICASSP 1992, San Francisco, California, March 1992.]]

[21]

S. S. Bhattacharyya, J. T. Buck, S. Ha, E. A. Lee, "Generating Compact Code From Dataflow Specifications of Multirate DSP Algorithms," Technical Report, Electronics Research Laboratory, College of Engineering, Berkeley, California 94720, May 1993.]]

Digital Library

[22]

G. Sih, "Multiprocessor Scheduling to Account for Interprocessor Communication," Ph.D. Thesis, University of California at Berkeley, 1991.]]

Digital Library

[23]

S. Ha, "Compile-Time Scheduling and Assignment of Dataflow Program Graphs with Dynamic Constructs," Memo. No. UCB/ERL M92/43 (Ph.D. Thesis), University of California, Berkeley, April 1992.]]

Digital Library

[24]

P. D. Hoang and J. M. Rabaey, "Scheduling of DSP Programs Onto Multiprocessors for Maximum Throughput," IEEE Trans. Signal Processing, pp. 2225--2235, June 1993.]]

Cited By

Stoutchinin ABenini L(2019)StreamDriveJournal of Signal Processing Systems10.1007/s11265-018-1351-191:3-4(275-301)Online publication date: 1-Mar-2019
https://dl.acm.org/doi/10.1007/s11265-018-1351-1
Stoutchinin ABenini LGiorgi RBecchi MPalumbo F(2017)Stream DriveProceedings of the Computing Frontiers Conference10.1145/3075564.3075568(1-8)Online publication date: 15-May-2017
https://dl.acm.org/doi/10.1145/3075564.3075568
Geilen MFalk JHaubelt CBasten TTheelen BStuijk S(2017)Performance Analysis of Weakly-Consistent Scenario-Aware Dataflow GraphsJournal of Signal Processing Systems10.1007/s11265-016-1193-787:1(157-175)Online publication date: 1-Apr-2017
https://dl.acm.org/doi/10.1007/s11265-016-1193-7
Show More Cited By

Recommendations

Hardware/software co-design for DSP applications via the HMS framework
ICASSP '96: Proceedings of the Acoustics, Speech, and Signal Processing, 1996. on Conference Proceedings., 1996 IEEE International Conference - Volume 02

The design of computer systems that incorporate both standardized off-the-shelf processors, or software, as well as specialized hardware is referred to as hardware/software (hw/sw) co-design. This paper studies the problem and presents a system, the ...
Comparing three online evolvable hardware implementations of a classification system

In this paper, we present three implementations of an online evolvable hardware classifier of sonar signals on a 28 nm process technology FPGA, and compare their features using the most relevant metrics in the design of hardware: area, timing, power ...
A hardware-software codesign methodology for DSP applications
Readings in hardware/software co-design

The authors describe a systematic, heterogeneous design methodology using the Ptolemy framework for simulation, prototyping, and software synthesis of systems containing a mixture of hardware and software components. They focus on signal-processing ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CODES '94: Proceedings of the 3rd international workshop on Hardware/software co-design

September 1994

223 pages

ISBN:0818663154

General Chair:
Klaus Buchenrieder
Siemens AG, Munich, Germany
,
Program Chair:
Wayne Wolf
Princeton University, Princeton, New Jersey

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
The IEEE Computer Society Technical Committee on Software Engineering
SIGSOFT: ACM Special Interest Group on Software Engineering
IFIP WG 10.5 in cooperation with WG 10.2
The IEEE Computer Society Technical Committee on Design Automation

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 22 September 1994

Check for updates

Qualifiers

Article

Conference

3CODES94

Sponsor:

3CODES94: Third International Workshop on Hardware/Software Codesign

September 22 - 24, 1994

Grenoble, France

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Upcoming Conference

ESWEEK '24

Sponsor:
sigbed
sigbed
sigbed

Twentieth Embedded Systems Week

September 29 - October 4, 2024

Raleigh , NC , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
242
Total Downloads

Downloads (Last 12 months)14
Downloads (Last 6 weeks)7

Reflects downloads up to 29 Jul 2024

Other Metrics

View Author Metrics

Citations

Cited By

Stoutchinin ABenini L(2019)StreamDriveJournal of Signal Processing Systems10.1007/s11265-018-1351-191:3-4(275-301)Online publication date: 1-Mar-2019
https://dl.acm.org/doi/10.1007/s11265-018-1351-1
Stoutchinin ABenini LGiorgi RBecchi MPalumbo F(2017)Stream DriveProceedings of the Computing Frontiers Conference10.1145/3075564.3075568(1-8)Online publication date: 15-May-2017
https://dl.acm.org/doi/10.1145/3075564.3075568
Geilen MFalk JHaubelt CBasten TTheelen BStuijk S(2017)Performance Analysis of Weakly-Consistent Scenario-Aware Dataflow GraphsJournal of Signal Processing Systems10.1007/s11265-016-1193-787:1(157-175)Online publication date: 1-Apr-2017
https://dl.acm.org/doi/10.1007/s11265-016-1193-7
Kiasari AJantsch ALu Z(2013)Mathematical formalisms for performance evaluation of networks-on-chipACM Computing Surveys10.1145/2480741.248075545:3(1-41)Online publication date: 3-Jul-2013
https://dl.acm.org/doi/10.1145/2480741.2480755
Zimmermann JBringmann ORosenstiel WRosenstiel WMacii E(2012)Analysis of multi-domain scenarios for optimized dynamic power management strategiesProceedings of the Conference on Design, Automation and Test in Europe10.5555/2492708.2492922(862-865)Online publication date: 12-Mar-2012
https://dl.acm.org/doi/10.5555/2492708.2492922
Siyoum FGeilen MMoreira OCorporaal HJerraya ACarloni LChang NFummi F(2012)Worst-case throughput analysis of real-time dynamic streaming applicationsProceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis10.1145/2380445.2380517(463-472)Online publication date: 7-Oct-2012
https://dl.acm.org/doi/10.1145/2380445.2380517
Schaumont PVernalde SRijnders LEngels MBolsens I(1997)Synthesis of multi-rate and variable rate circuits for high speed telecommunications applicationsProceedings of the 1997 European conference on Design and Test10.5555/787260.787718Online publication date: 17-Mar-1997
https://dl.acm.org/doi/10.5555/787260.787718

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents