Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/968879.969145acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
Article

Platform Based on Open-Source Cores for Industrial Applications

Published: 16 February 2004 Publication History

Abstract

The latest version of the International Technology Roadmap for Semiconductors predicts that design reuse will be essential in the near future to face the constantly increasing design complexity. The concept comes from software engineering in which reuse is a fundamentaltechnology. In order to provide libraries and applications to reuse in software development, some open-source initiatives (e.g. Linux, gcc, X, mysql) have appeared during the last decades. The basic idea is to distribute the library or application source code (normally free-of-charge) and allow any developer to use, modify, debug and improve it. Several initiatives have tried to port this idea to hardware development. The main goal of this paper is to develop a synthesizable platform described in SystemC from an open architecture. The platform includes a CPU (OpenRISC) and some basic peripherals. A set of software development tools (compiler, assembler, debugger) and RTOS (eCos) has also been developed. This work enables the evaluation of the advantages and disadvantages of the open-source model in electronic system design.

References

[1]
{1} The International Technology Roadmap For Semiconductors. 2001 Edition. http://public.itrs.net/Files/2001ITRS/home.htm
[2]
{2} http://www.vsi.org/
[3]
{3} P. Bricaud, M. Keating. Reuse Methodology Manual. Kluwer Academic Publisher. 1998.
[4]
{4} http://www.us.design-reuse.com/
[5]
{5} G. Saucier, T. Pfirst, M. Have, M. Radetzki, P. Neuman. IP Transfer: a mapping problem. IP-Based SoC Design Workshop. 2002.
[6]
{6} W. Savage, J. Chilton, R. Camposano. IP Reuse in the System on Chip Era. ISSS'00. 2000.
[7]
{7} D. Lammers. VSIA's new leader has 'revitalization' plan. Eedesign. March 17, 2003.
[8]
{8} A. Dey, J. Moudy. Cost Savings via Reuse. Electronic Design Process Workshop (EDP), 2002.
[9]
{9} G. Moretti. Your Core - My Problem? Integration and Verification of IP. Panel of the 38th Design Automation Conference. DAC'01. 2001.
[10]
{10} J. Ganssle. The Failure of Reuse. Embedded.com. December 14, 2001.
[11]
{11} OPENCORES - Project: OpenRISC 1000. http://www.opencores.org/projects/or1k/
[12]
{12} RTEMS. http://www.rtems.com/RTEMS/rtems.html
[13]
{13} uClinux - Embedded Linux Microcontroller Project - Home Page. http://www.uclinux.org
[14]
{14} WISHBONE System-on-Chip (SoC)Interconnection Architecture for Portable IP Cores. OpenCores, September 7, 2002.
[15]
{15} J. L. Hennessy and D. A. Patterson. Computer Architecture. A Quantitive Approach. Morgan Kaufmann Publishers, San Mateo, CA, second edition, 1996.
[16]
{16} Andrew Cagney. What is multi-arch. Cygnus Solutions, 1999. Available:http://sources.redhat.com/gdb/papers/multiarch/whatis.html
[17]
{17} T. Anderson. A preview of VSIA Functional Verification Deliverables. VSIA European Forum. March 3, 2003.
[18]
{18} J. Rose, S. Swan. SCV Randomization. August 13, 2003. http://www.testbuilder.net/reports/scv_randomization.pdf
[19]
{19} Anthony J. Massa. Embedded Software Development with eCos. Prentice Hall, 2002.
[20]
{20} SystemC Verification Standard Specification. December 8, 2002. www.systemc.org.
[21]
{21} http://www.openmore.com/
[22]
{22} OpenCores Coding Guidelines. Rev 1.2. July 14, 2003. http://www.opencores.org/tmp/cvsget_cache/common/opencores_c oding_guidelines.pdf
[23]
{23} R. Usselmann. Verification Strategies. Rev 0.1. February 4, 2001. http://www.opencores.org/tmp/cvsget_cache/common/ver_plan.pdf

Cited By

View all
  • (2008)Design space exploration of an open-source, IP-reusable, scalable floating-point engine for embedded applicationsJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2008.05.00554:12(1143-1154)Online publication date: 1-Dec-2008
  • (2006)POSIX modeling in SystemCProceedings of the 2006 Asia and South Pacific Design Automation Conference10.1145/1118299.1118418(485-490)Online publication date: 24-Jan-2006
  • (2005)RTOS modeling in SystemC for real-time embedded SW simulationDesign Automation for Embedded Systems10.1007/s10617-006-9725-110:4(209-227)Online publication date: 1-Dec-2005

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DATE '04: Proceedings of the conference on Design, automation and test in Europe - Volume 2
February 2004
606 pages
ISBN:0769520855

Sponsors

Publisher

IEEE Computer Society

United States

Publication History

Published: 16 February 2004

Check for updates

Qualifiers

  • Article

Conference

DATE04
Sponsor:

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 14 Oct 2024

Other Metrics

Citations

Cited By

View all
  • (2008)Design space exploration of an open-source, IP-reusable, scalable floating-point engine for embedded applicationsJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2008.05.00554:12(1143-1154)Online publication date: 1-Dec-2008
  • (2006)POSIX modeling in SystemCProceedings of the 2006 Asia and South Pacific Design Automation Conference10.1145/1118299.1118418(485-490)Online publication date: 24-Jan-2006
  • (2005)RTOS modeling in SystemC for real-time embedded SW simulationDesign Automation for Embedded Systems10.1007/s10617-006-9725-110:4(209-227)Online publication date: 1-Dec-2005

View Options

Get Access

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media