Parallel automated wire-routing with a number of competing processors
Abstract
References
Index Terms
- Parallel automated wire-routing with a number of competing processors
Recommendations
Parallel automated wire-routing with a number of competing processors
ICS '90: Proceedings of the 4th international conference on SupercomputingThe purpose of the automated wire routing for VLSI and printed circuit board design is to connect a number of terminal pairs distributed throughout wiring plane with net paths which do not intersect each other. Although maze running and line search are ...
Hierarchical Wire Routing
We propose a new approach to automatic wire routing of VLSI chips which is applicable to interconnection problem in uniform structures such as gate arrays, switchboxes, channels. Popularity of gate arrays technologies still remains high among VLSI chip ...
Comments
Information & Contributors
Information
Published In
![cover image ACM SIGARCH Computer Architecture News](/cms/asset/6eb110d8-c220-49be-b5fd-49948ed44c58/3140659.cover.jpg)
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations4Total Citations
- 291Total Downloads
- Downloads (Last 12 months)33
- Downloads (Last 6 weeks)10
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in