Export Citations
Save this search
Please login to be able to save your searches and receive alerts for new content matching your search criteria.
- ArticleSeptember 2024
- research-articleJuly 2024
Synthesizing Controller for Unsynthesizable Specification Based on Criticality Levels
Internetware '24: Proceedings of the 15th Asia-Pacific Symposium on InternetwarePages 199–208https://doi.org/10.1145/3671016.3674815Synthesizing a reactive system fulfilling given requirements is an interesting and challenging problem in the field of formal methods. By using temporal logic as specifications, related results have been well applied in the synthesis of Unmanned ...
- articleJuly 2024
A model-checker exploiting structural reductions even with stutter sensitive LTL▪
Science of Computer Programming (SCPR), Volume 235, Issue Chttps://doi.org/10.1016/j.scico.2024.103089AbstractIn [1] we proposed to verify LTL properties using a fine grain analysis classifying formulae into four classes (stutter, shortening, lengthening insensitive or none of these). With this classification we extend the applicability of structural ...
- ArticleJune 2024
Verifying Temporal Logic Properties in the Modular State Space
Application and Theory of Petri Nets and ConcurrencyPages 333–354https://doi.org/10.1007/978-3-031-61433-0_16AbstractA modular Petri net is composed of multiple individual Petri nets, the modules, by fusing their interface transitions. Internal transitions are not related to other modules. Their behavior is recorded in local reachability graphs for each module. ...
- research-articleOctober 2024
Program Dependence Net Reduction for LTL Model Checking
ICSED '24: Proceedings of the 2024 6th International Conference on Software Engineering and DevelopmentPages 48–56https://doi.org/10.1145/3686614.3686620The Net Reduction technique reduces a large model into a smaller model through structural reduction. In model checking, a smaller net means smaller state sizes and explored path lengths. There are many effective reduction rules on low-level net, but on ...
-
- research-articleNovember 2023
Towards Strengthening Formal Specifications with Mutation Model Checking
ESEC/FSE 2023: Proceedings of the 31st ACM Joint European Software Engineering Conference and Symposium on the Foundations of Software EngineeringPages 2102–2106https://doi.org/10.1145/3611643.3613080We propose mutation model checking as an approach to strengthen formal specifications used for model checking. Inspired by mutation testing, our approach concludes that specifications are not strong enough if they fail to detect faults in purposely ...
- ArticleJanuary 2024
Joint Use of SysML and Reo to Specify and Verify the Compatibility of CPS Components
AbstractModeling and verifying the behavior of Cyber-Physical Systems (CPS) with complex interactions is challenging. Traditional languages such as SysML diagrams are not enough to capture CPS coordination. In this paper, we propose a novel approach ...
- research-articleAugust 2023
Family-based model checking of fMultiLTL properties
SPLC '23: Proceedings of the 27th ACM International Systems and Software Product Line Conference - Volume APages 41–51https://doi.org/10.1145/3579027.3608976We introduce a new logic for expressing multi-properties of system families (Software Product Lines - SPLs). While the standard LTL logic refers only to a single trace at a time, fMultiLTL logic proposed here refers to multiple traces originating from ...
- research-articleJune 2023
Correct and efficient UAV missions based on temporal planning and in-flight hybrid simulations
Robotics and Autonomous Systems (ROAS), Volume 164, Issue Chttps://doi.org/10.1016/j.robot.2023.104404AbstractController synthesis has been successfully applied in UAV applications, to construct a mission plan that is guaranteed to be correct with respect to a user-provided specification. Albeit being correct, these plans may not be optimal in ...
- rapid-communicationJanuary 2023
GR ( 1 ) is equivalent to R ( 1 )
Highlights- Generalized Reactivity(1) is equivalent to Reactivity(1).
- The translation from ...
The organization of temporal properties into a Temporal Hierarchy proposed by Manna and Pnueli is central in the study of the expressive power of fragments of Linear Temporal Logic with Past (LTL + P). A crucial role is played by the ...
- ArticleSeptember 2022
- research-articleJune 2022
Learning and analysis of sensors behavior in IoT systems using statistical model checking
Software Quality Journal (KLU-SQJO), Volume 30, Issue 2Pages 367–388https://doi.org/10.1007/s11219-021-09559-wAbstractAnalyzing the behavior of sensors is becoming one of the key challenges due to their increasing use for decision making in IoT systems. The paper proposes an approach for a formal specification and analysis of such behavior starting from existing ...
- research-articleApril 2022
Trylock, a case for temporal logic and eternity variables
Science of Computer Programming (SCPR), Volume 216, Issue Chttps://doi.org/10.1016/j.scico.2021.102767Highlights- A specification and implementation of Trylock are given.
- The implementation is ...
An example is given of a software algorithm that implements its specification in linear time temporal logic (LTL), but not in branching time temporal logic (CTL). In LTL, a prophecy of future behaviour is needed to prove the ...
- ArticleMarch 2022
Towards Explainable Formal Methods: From LTL to Natural Language with Neural Machine Translation
Requirements Engineering: Foundation for Software QualityPages 79–86https://doi.org/10.1007/978-3-030-98464-9_7Abstract[Context and motivation] Requirements formalisation facilitates reasoning about inconsistencies, detection of ambiguities, and identification critical issues in system models. Temporal logic formulae are the natural choice when it comes to ...
- research-articleJanuary 2022
Towards Energy Efficient Approx Cache-coherence Protocol Verified using Model Checker
- Anant Saraswat,
- Kumar Abhishek,
- Muhammad Rukunuddin Ghalib,
- Achyut Shankar,
- Mamoun Alazab,
- Bernard Nongpoh
Computers and Electrical Engineering (CENG), Volume 97, Issue Chttps://doi.org/10.1016/j.compeleceng.2021.107482AbstractThe end of Moore’s law and Dennard scaling is shifting the typical computing paradigm towards Approximate Computing. This paper aims to explain an enhanced version of the MESI(Modified Exclusive Shared Invalid) cache coherence protocol ...
Graphical abstractDisplay Omitted
Highlights- We have designed MESI-A (a lazy cache coherence protocol to adapt to approximate data at the cache-line granularity.
- research-articleJanuary 2022
Counterfactual inference to predict causal knowledge graph for relational transfer learning by assimilating expert knowledge --Relational feature transfer learning algorithm
Advanced Engineering Informatics (ADEI), Volume 51, Issue Chttps://doi.org/10.1016/j.aei.2021.101516AbstractTransfer learning (TL) is a machine learning (ML) method in which knowledge is transferred from the existing models of related problems to the model for solving the problem at hand. Relational TL enables the ML models to transfer the ...
- research-articleDecember 2021
Efficient data validation for geographical interlocking systems
Formal Aspects of Computing (FAC), Volume 33, Issue 6Pages 925–955https://doi.org/10.1007/s00165-021-00551-6AbstractIn this paper, an efficient approach to data validation of distributed geographical interlocking systems (IXLs) is presented. In the distributed IXL paradigm, track elements are controlled by local computers communicating with other control ...
- research-articleOctober 2021
Gray-box monitoring of hyperproperties with an application to privacy
Formal Methods in System Design (FMSD), Volume 58, Issue 1-2Pages 126–159https://doi.org/10.1007/s10703-020-00358-wAbstractRuntime verification is a complementary approach to testing, model checking and other static verification techniques to verify software properties. Monitorability characterizes what can be verified (monitored) at run time. Different definitions of ...
- research-articleAugust 2021
Certifying proofs for SAT-based model checking
Formal Methods in System Design (FMSD), Volume 57, Issue 2Pages 178–210https://doi.org/10.1007/s10703-021-00369-1AbstractIn the context of formal verification, certifying proofs are evidences of the correctness of a model in a deduction system produced automatically as outcome of the verification. They are quite appealing for high-assurance systems because they can ...