Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
Volume 57, Issue 3December 2009
Publisher:
  • Kluwer Academic Publishers
  • 101 Philip Drive Assinippi Park Norwell, MA
  • United States
ISSN:1939-8018
EISSN:1939-8115
Reflects downloads up to 15 Feb 2025Bibliometrics
Skip Table Of Content Section
article
Tradeoff Between Complexity and Memory Size in the 3GPP Enhanced aacPlus Decoder: Speed-Conscious and Memory-Conscious Decoders on a 16-Bit Fixed-Point DSP

This paper investigates tradeoff between complexity and memory size (speed-memory tradeoff) in the 3GPP enhanced aacPlus decoder based on a 16-bit fixed-point DSP implementation. In order to investigate this tradeoff, the speed- and the memory-conscious ...

article
An Electromechanical Film Sensor Based Wireless Ballistocardiographic Chair: Implementation and Performance

New sensor technologies open possibilities for measuring traditional biosignals in new innovative ways. This, together with the development of signal processing systems and their increasing computing power, can sometimes give new life to old measurement ...

article
Sign Bit Reduction Encoding For Low Power Applications

In this paper, a low power technique, called SBR (Sign Bit Reduction), which reduces the energy consumption in multipliers as well as data buses is proposed. The technique reduces the number of sign bits in the data transfer as well as in the ...

article
Low-Power Multiplier Design Using a Bypassing Technique

This paper presents a low power digital multiplier design by taking advantage of a 2-dimensional bypassing method. The proposed bypassing cells constituting the multiplier skip redundant signal transitions as well as computations when the horizontally ...

article
VHDL Design for Real Time Motion Estimation Video Applications

The VHDL design code and its implementation using 0.25 μm technology have been demonstrated for the real time video applications. The processing time of a frame running at 400 MHz was estimated to be 8.1 ms for QCIF and CIF Sequences, which accommodates ...

article
High-throughput Block Turbo Decoding: From Full-parallel Architecture to FPGA Prototyping

Ultra high-speed block turbo decoder architectures meet the demand for even higher data rates and open up new opportunities for the next generations of communication systems such as fiber optic transmissions. This paper presents the implementation, onto ...

article
Energy-Aware Loop Scheduling and Assignment for Multi-Core, Multi-Functional-Unit Architecture

Switching activity and instruction cycles are two of the most important factors in power dissipation when the supply voltage is fixed. This paper studies the scheduling and assignment problems that minimize the total energy caused by both instruction ...

article
Lifetime Maximization Based on Coverage and Connectivity in Wireless Sensor Networks

We consider information retrieval in a wireless sensor network deployed to monitor a spatially correlated random field. We address optimal sensor scheduling and information routing under the performance measure of network lifetime. Both single-hop and ...

article
Using Heterogeneity to Enhance Random Walk-based Queries

It is a well-known property of random walks that nodes with higher degree are visited more frequently. Based on this property, we propose the use of cluster-heads (high-degree nodes) together with a simple push-pull mechanism to enhance the performance ...

article
An Empirical Study of Collaborative Acoustic Source Localization

Field biologists use animal sounds to discover the presence of individuals and to study their behavior. Collecting bio-acoustic data has traditionally been a difficult and time-consuming process in which researchers use portable microphones to record ...

Comments