Abstract
In this paper, we propose a pure digital blind calibration method to estimate and calibrate offset, gain and timing mismatches. Gain errors are calibrated based on first channel correction using an overall reference, whereas for the rest of the \((M-1)\) channels, the corrected first channel becomes the reference channel. Time skew calibration is performed using a derivative filter followed by a fractional delay filter and a scaling factor. The proposed technique significantly reduces the required hardware resources, specifically for the derivative and fractional delay filters for which no look-up table is required. In addition, the proposed method requires only two finite impulse response filters with fixed coefficients, thus reducing complexity and hardware resources, as compared to adaptive filter techniques. For a sampling frequency of 3.072 GHz, the maximum achievable signal-to-noise and distortion ratio is 67 dB, resulting in effective number of bits of 10.83 for a 12-bit resolution analog-to-digital converter.
Similar content being viewed by others
References
M.E. Chammas, B. Murmann, A 12 GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration. IEEE J. Solid–State Circuits. 46(4), 838–847 (2011)
F. Centurelli, P. Monsurro, A. Trifiletti, Efficient digital background calibration of time-interleaved pipeline analog-to-digital converters. IEEE Trans. Circuits Syst. I Reg. Pap. 59(7), 1373–1383 (2012)
F. Centurelli, P. Monsurro, Improved digital background calibration of time-interleaved pipeline A/D Converters. IEEE Trans. Circuits Syst. II Exp. Br. 60(2), 86–90 (2013)
V. Divi, G. Wornell, Blind calibration of timing skew in time-interleaved analog-to-digital converters. IEEE J. Sel. Top. Signal Process. 3(3), 509–522 (2009)
A. Haftbaradaran, K.W. Martin, A background sample-time error calibration technique using random data for wide-band high-resolution time-interleaved ADCs. IEEE Trans. Circuits Syst. II Exp. Briefs 55(3), 234–238 (2008)
S. Huang, B.C. Levy, Blind calibration of timing offsets for four-channel time-interleaved ADCs. IEEE Trans. Circuits Syst. I Reg. Pap. 54(4), 863–876 (2007)
Y.C. Jenq, Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers. IEEE Trans. Instrum. Meas. 37(3), 245–251 (1988)
H. Johansson, P. Lowenborg, Reconstruction of nonuniformly sampled bandlimited signals by means of digital fractional delay filters. IEEE Trans. Signal Process. 50(11), 2757–2767 (2002)
S.M. Jamal, D. Fu, M.P. Singh, P.J. Hurst, S.H. Lewis, Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 51(1), 130–139 (2004)
S.M. Jamal, D. Fu, N.C.-J. Chang, P.J. Hurst, S.H. Lewis, A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration. IEEE J. Solid–State Circuits 37(12), 1618–1627 (2002)
M. Jridi, G. Monnerie, L. Bossuet, D. Dallet, An offset and gain calibration method for time interleaved analog to digital converters. 13th IEEE International Conference on Electronics, Circuits and Systems (2006), pp. 1097–1100
N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, K. kobayashi, Explicit analyses of channel mismatch effects in time-interleaved ADC systems. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 48(3), 261–271 (2001)
Y.C. Lim, Y.X. Zou, J.W. Lee, S.C. Chan, Time-interleaved analog-to-digital converter (TIADC) compensation using multichannel filters. IEEE Trans. Circuits Syst. I Reg. Papers 56(10), 2234–2247 (2009)
C.H. Law, P.J. Hurst, S.H. Lewis, A four-channel time-interleaved ADC with digital calibration of interchannel timing and memory errors. IEEE J. Solid–State Circuits 45(10), 2091–2103 (2010)
C. Luo, L. Zhu, J.H. McClellan, Coordinated blind calibration for time-interleaved ADCs. IEEE International Conference on Acoustics, Speech and Signals (May 2013), pp. 3890–3894
S. Lee, A. Chandrakasan, H.-S. Lee, A 1GS/s 10b 18.9mW time-interleaved SAR ADC with background timing-skew calibration. IEEE International Solid–State Circuits Conference Digest of Technical Papers (ISSCC) (2014), pp. 384–385
J. Matsuno, T. Yamaji, M. Furuta, T. Itakura, All-digital background calibration technique for time-interleaved ADC using pseudo aliasing signal. IEEE Trans. Circuits Syst. I Reg. Pap. 60(5), 1113–1121 (2013)
J.A. McNeill, C. David, M. Coln, R. Croughwell, “Split ADC” calibration for all-digital correction of time-interleaved ADC errors. IEEE Trans. Circuits Syst. II Exp. Briefs. 56(5), 344–348 (2009)
A. Petraglia, S.K. Mitra, Analysis of mismatch effects among A/D converters in time-interleaved waveform digitizers. IEEE Trans. Instrum. Meas. 40(5), 831–835 (1991)
R.S. Prendergast, B.C. Levy, P.J. Hurst, Reconstruction of band-limited periodic nonuniformly sampled signals through multirate filter banks. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 51(8), 1612–1622 (2004)
S. Tertinek, C. Vogel, Reconstruction of nonuniformly sampled bandlimited signals using a differentiator-multiplier cascade. IEEE Trans. Circuits Syst. I Reg. Pap. 55(8), 2273–2286 (2008)
C. Vogel, S. Mendel, A flexible and scalable structure to compensate frequency response mismatches in time-interleaved ADCs. IEEE Trans. Circuits Syst. I Reg. Pap. 56(11), 2463–2475 (2009)
K. Yang, S. Tian, P. Ye, P. Zhang, Y. Zheng, A Statistic-Based Calibration Method for TIADC System (Hindawi Publishing Corporation, Mathematical Problems in Engineering, 2015)
Acknowledgements
This study was supported by a research fund from Chosun Univeristy 2017. GoangSeog Choi is the corresponding author.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Khan, S.R., Hashmi, A.A. & Choi, G. A Fully Digital Background Calibration Technique for M-Channel Time-Interleaved ADCs. Circuits Syst Signal Process 36, 3303–3319 (2017). https://doi.org/10.1007/s00034-016-0456-7
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-016-0456-7